Supertex inc.



P-Channel Enhancement-Mode Vertical DMOS FET

Features

- Low threshold (-2.0V max.)
- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on-resistance
- Free from secondary breakdown
- Low input and output leakage

Applications

- Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- **Telecom switches**

Ordering Information

Part Number	Package Option	Packing		
TP2640LG-G	8-Lead SOIC	2500/Reel		
TP2640N3-G	3-Lead TO-92	1000/Bag		
TP2640N3-G P002				
TP2640N3-G P003				
TP2640N3-G P005	3-Lead TO-92	2000/Reel		
TP2640N3-G P013				
TP2640N3-G P014				

-G denotes a lead (Pb)-free / RoHS compliant package.

Contact factory for Wafer / Die availablity.

Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.

Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSS}
Drain-to-gate voltage	BV _{DGS}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Typical Thermal Resistance

Package	θ_{ja}
8-Lead SOIC	101°C/W
TO-92	132°C/W

General Description


This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven, silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.


Product Summary

BV_{DSS}/BV_{DGS}	R _{DS(ON)} (max)	l _{D(ON)} (min)	V _{GS(th)} (max)
-400V	15Ω	-2.0A	-0.7V

Pin Configuration



Product Marking



WW = Week Sealed = "Green" Packaging

Package may or may not include the following marks: Si or 8-Lead SOIC

> SITP 2640 YYWW

YY = Year Sealed WW = Week Sealed = "Green" Packaging

Package may or may not include the following marks: Si or

TP2640

Thermal Characteristics

Package	Ι _D (continuous) [†]	Ι _D (pulsed)	Power Dissipation @T _A = 25°C	I _{DR} [†]	I _{DRM}
8-Lead SOIC	-86mA	-600mA	0.74W [≠]	-86mA	-600mA
TO-92	-180mA	-0.8mA	1.0W	-180mA	-0.8mA

†

 $I_{_{D}}$ (continuous) is limited by max rated $T_{_{j}}$. Mounted on FR5 board, 25mm x 25mm x 1.57mm. #


Electrical Characteristics (T₄ = 25°C unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Units	Conditions
BV _{DSS}	Drain-to-source breakdown voltage	-400	-	-	V	V _{GS} = 0V, I _D = -2.0mA
V _{GS(th)}	Gate threshold voltage	-0.8	-	-2.0	V	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with temperature	-	-	5.0	mV/ºC	$V_{GS} = V_{DS}, I_{D} = -1.0 mA$
I _{GSS}	Gate body leakage	-		-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
				-1.0		V _{GS} = 0V, V _{DS} = -100V
I _{DSS}	Zero gate voltage drain current	_	_	-10.0	μA	$V_{GS} = 0V, V_{DS} = Max rating$
DSS				-1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$, $T_A = 125^{\circ}C$
I _{D(ON)}	On-state drain current	-0.7	-	-	А	V _{GS} = -10V, V _{DS} = -25V
	Static drain-to-source on-state resistance	-	12	15	Ω	V _{GS} = -2.5V, I _D = -20mA
R _{DS(ON)}			11	15		V_{GS} = -4.5V, I_{D} = -150mA
			11	15		V _{GS} = -10V, I _D = -300mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with temperature	-	-	0.75	%/°C	V _{GS} = -10V, I _D = -300mA
G _{FS}	Forward transconductance	200	-	-	mmho	V _{DS} = -25V, I _D = -300mA
C _{ISS}	Input capacitance	-	-	300		V _{GS} = 0V,
C _{oss}	Common source output capacitance	-	-	50	pF	$V_{\rm DS} = -25V,$
C _{RSS}	Reverse transfer capacitance	-	-	12		f = 1.0MHz
t _{d(ON)}	Turn-on delay time	-	-	10		
t _r	Rise time	-	-	15		$V_{DD} = -25V,$
t _{d(OFF)}	Turn-off delay time	-	-	60	ns	$I_{D} = -300 \text{mA},$ $R_{GEN} = 25\Omega$
t _f	Fall time	-	-	40		GEN
V _{SD}	Diode forward voltage drop	-	-	-1.8	V	V _{GS} = 0V, I _{SD} = -200mA
t _{rr}	Reverse recovery time	-	300	-	ns	V _{GS} = 0V, I _{SD} = -200mA

Notes:


All D.C. parameters 100% tested at 25C unless otherwise stated. (Pulse test: 300s pulse, 2% duty cycle.)
All A.C. parameters sample tested.

Switching Waveforms and Test Circuit




TP2640


Typical Performance Curves










Capacitance vs. Drain-to-Source Voltage






 $\mathbf{V}_{_{(th)}}$ and $\mathbf{R}_{_{DS}}$ Variation with Temperature






TP2640


Typical Performance Curves (cont.)




Transconductance vs. Drain Current




Maximum Rated Safe Operating Area







Power Dissipation vs. Temperature



Thermal Response Characteristics



8-Lead SOIC (Narrow Body) Package Outline (LG) 4.90x3.90mm body, 1.75mm height (max), 1.27mm pitch



Note:

1. This chamfer feature is optional. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	I	Α	A1	A2	b	D	E	E1	е	h	L	L1	L2	θ	θ1
	MIN	1.35*	0.10	1.25	0.31	4.80*	5.80*	3.80*		0.25	0.40			0 0	5 °
Dimension (mm)	NOM	-	-	-	-	4.90	6.00	3.90	1.27 BSC	-	-	1.04 REF	0.25 BSC	-	-
	MAX	1.75	0.25	1.65*	0.51	5.00*	6.20*	4.00*		0.50	1.27			8 0	15 ⁰


JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.


* This dimension is not specified in the JEDEC drawing.

Drawings are not to scale.

Supertex Doc. #: DSPD-8SOLGTG, Version I041309.


3-Lead TO-92 Package Outline (N3)





Front View

Side View



Bottom View

Symb	ol	Α	b	С	D	E	E1	е	e1	L
	MIN	.170	.014 [†]	.014†	.175	.125	.080	.095	.045	.500
Dimensions (inches)	NOM	-	-	-	-	-	-	-	-	-
(MAX	.210	.022†	.022†	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.

* This dimension is not specified in the JEDEC drawing.

† This dimension differs from the JEDEC drawing.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.