### Features

- High-performance, Low-power AVR<sup>®</sup> 8-bit Microcontroller
- Advanced RISC Architecture
  - 131 Powerful Instructions Most Single-clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 16 MIPS Throughput at 16 MHz
  - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
  - 32K Bytes of In-System Self-programmable Flash program memory
  - 1024 Bytes EEPROM
  - 2K Byte Internal SRAM
  - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
  - Data retention: 20 years at 85°C/100 years at 25°C<sup>(1)</sup>
  - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
  - Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 Compliant) Interface
  - Boundary-scan Capabilities According to the JTAG Standard
    - Extensive On-chip Debug Support
  - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
  - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
  - Real Time Counter with Separate Oscillator
  - Four PWM Channels
  - 8-channel, 10-bit ADC
    - 8 Single-ended Channels
    - 7 Differential Channels in TQFP Package Only
    - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
  - Byte-oriented Two-wire Serial Interface
  - Programmable Serial USART
  - Master/Slave SPI Serial Interface
  - Programmable Watchdog Timer with Separate On-chip Oscillator
  - On-chip Analog Comparator
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated RC Oscillator
  - External and Internal Interrupt Sources
  - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
  - 32 Programmable I/O Lines
  - 40-pin PDIP, 44-lead TQFP, and 44-pad QFN/MLF
- Operating Voltages
  - 2.7 5.5V for ATmega32L
  - 4.5 5.5V for ATmega32
- Speed Grades
  - 0 8 MHz for ATmega32L
  - 0 16 MHz for ATmega32
- Power Consumption at 1 MHz, 3V, 25°C for ATmega32L
  - Active: 1.1 mA
  - Idle Mode: 0.35 mA
  - Power-down Mode: < 1 µA</p>



8-bit **AVR**<sup>®</sup> Microcontroller with 32K Bytes In-System Programmable Flash

ATmega32 ATmega32L


## Summary


Note: Not Recommended for new designs.



Figure 1. Pinout ATmega32


### Pin Configurations







**Overview** The ATmega32 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega32 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.





The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega32 provides the following features: 32K bytes of In-System Programmable Flash Program memory with Read-While-Write capabilities, 1024 bytes EEPROM, 2K byte SRAM, 32 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundaryscan, On-chip Debugging support and programming, three flexible Timer/Counters with compare modes, Internal and External Interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain (TQFP package only), a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the USART, Two-wire interface, A/D Converter, SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next External Interrupt or Hardware Reset. In Power-save mode, the Asynchronous Timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high density nonvolatile memory technology. The Onchip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega32 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega32 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

### **Pin Descriptions**

VCC Digital supply voltage.

GND Ground.

**Port A (PA7..PA0)** Port A serves as the analog inputs to the A/D Converter.

Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.



| Port B (PB7PB0) | Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.   |
|-----------------|---|
|                 | Port B also serves the functions of various special features of the ATmega32 as listed on page 57.  |
| Port C (PC7PC0) | Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PC5(TDI), PC3(TMS) and PC2(TCK) will be activated even if a reset occurs. |
|                 | The TD0 pin is tri-stated unless TAP states that shift out data are entered.  |
|                 | Port C also serves the functions of the JTAG interface and other special features of the ATmega32 as listed on page 60.   |
| Port D (PD7PD0) | Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.   |
|                 | Port D also serves the functions of various special features of the ATmega32 as listed on page 62.  |
| RESET           | Reset Input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 37. Shorter pulses are not guaranteed to generate a reset.   |
| XTAL1           | Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.  |
| XTAL2           | Output from the inverting Oscillator amplifier.   |
| AVCC            | AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to $V_{\rm CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to $V_{\rm CC}$ through a low-pass filter.   |
| AREF            | AREF is the analog reference pin for the A/D Converter.   |



| Resources              | A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.  |
|------------------------|---|
| Data Retention         | Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.   |
| About Code<br>Examples | This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C Compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C Compiler documentation for more details. |



# **Register Summary**

| Address                                   | Name             | Bit 7         | Bit 6  | Bit 5              | Bit 4    | Bit 3    | Bit 2  | Bit 1   | Bit 0  | Page              |
|---|------------------|---------------|--|--------------------|----------|----------|--------|---------|--------|-------------------|
| \$3F (\$5F)                               | SREG             | I             | Т  | Н                  | S        | V        | Ν      | Z       | С      | 10                |
| \$3E (\$5E)                               | SPH              | -             | -  | -                  | -        | SP11     | SP10   | SP9     | SP8    | 12                |
| \$3D (\$5D)                               | SPL              | SP7           | SP6  | SP5                | SP4      | SP3      | SP2    | SP1     | SP0    | 12                |
| \$3C (\$5C)                               | OCR0             | Timer/Counter | r0 Output Compar   | re Register        |          |          | •      |         |        | 82                |
| \$3B (\$5B)                               | GICR             | INT1          | INT0   | INT2               | -        | -        | -      | IVSEL   | IVCE   | 47, 67            |
| \$3A (\$5A)                               | GIFR             | INTF1         | INTF0  | INTF2              | -        | -        | -      | -       | -      | 68                |
| \$39 (\$59)                               | TIMSK            | OCIE2         | TOIE2  | TICIE1             | OCIE1A   | OCIE1B   | TOIE1  | OCIE0   | TOIE0  | 82, 112, 130      |
| \$38 (\$58)                               | TIFR             | OCF2          | TOV2   | ICF1               | OCF1A    | OCF1B    | TOV1   | OCF0    | TOV0   | 83, 112, 130      |
| \$37 (\$57)                               | SPMCR            | SPMIE         | RWWSB  | -                  | RWWSRE   | BLBSET   | PGWRT  | PGERS   | SPMEN  | 248               |
| \$36 (\$56)                               | TWCR             | TWINT         | TWEA   | TWSTA              | TWSTO    | TWWC     | TWEN   | -       | TWIE   | 177               |
| \$35 (\$55)                               | MCUCR            | SE            | SM2  | SM1                | SM0      | ISC11    | ISC10  | ISC01   | ISC00  | 32, 66            |
| \$34 (\$54)                               | MCUCSR           | JTD           | ISC2   | -                  | JTRF     | WDRF     | BORF   | EXTRF   | PORF   | 40, 67, 228       |
| \$33 (\$53)                               | TCCR0            | FOC0          | WGM00  | COM01              | COM00    | WGM01    | CS02   | CS01    | CS00   | 80                |
| \$32 (\$52)                               | TCNT0            | Timer/Counter |  | 001101             | 001100   | Treine ! | 0002   | 0001    | 0000   | 82                |
|   | OSCCAL           |               | bration Register   |                    |          |          |        |         |        | 30                |
| \$31 <sup>(1)</sup> (\$51) <sup>(1)</sup> | OCDR             | On-Chip Debu  | *  |                    |          |          |        |         |        | 224               |
| \$30 (\$50)                               | SFIOR            | ADTS2         | ADTS1  | ADTS0              | _        | ACME     | PUD    | PSR2    | PSR10  | 56,85,131,198,218 |
| \$2F (\$4F)                               | TCCR1A           | COM1A1        | COM1A0   | COM1B1             | COM1B0   | FOC1A    | FOC1B  | WGM11   | WGM10  | 107               |
| \$2E (\$4E)                               | TCCR1B           | ICNC1         | ICES1  | CONTET             | WGM13    | WGM12    | CS12   | CS11    | CS10   | 110               |
| \$2E (\$4E)<br>\$2D (\$4D)                | TCORTB<br>TCNT1H |               | r1 – Counter Regi  | ster High Bute     | VVGIV(13 | VVGIVI12 | 0012   | 0011    | 0010   | 111               |
| \$2D (\$4D)<br>\$2C (\$4C)                | TCNT1H<br>TCNT1L |               | r1 – Counter Regi  | • •                |          |          |        |         |        | 111               |
| \$2C (\$4C)<br>\$2B (\$4B)                | OCR1AH           |               | *  | are Register A Hi  | ah Byte  |          |        |         |        | 111               |
| . ,                                       | OCR1AH<br>OCR1AL |               |  | are Register A Lo  | • •      |          |        |         |        | 111               |
| \$2A (\$4A)<br>\$29 (\$49)                | OCR1AL<br>OCR1BH |               |  | are Register A Lo  | ,        |          |        |         |        | 111               |
|   |                  | -             |  | 0                  | , o      |          |        |         |        |                   |
| \$28 (\$48)                               | OCR1BL           |               |  | are Register B Lo  |          |          |        |         |        | 111               |
| \$27 (\$47)                               | ICR1H            |               |  | e Register High By |          |          |        |         |        | 111               |
| \$26 (\$46)                               | ICR1L            |               |  | Register Low By    |          | WOMON    | 0000   | 0001    | 0000   | 111               |
| \$25 (\$45)                               | TCCR2            | FOC2          | WGM20  | COM21              | COM20    | WGM21    | CS22   | CS21    | CS20   | 125               |
| \$24 (\$44)                               | TCNT2            | Timer/Counter | <i>i</i>   | - De sister        |          |          |        |         |        | 127               |
| \$23 (\$43)                               | OCR2             |               | r2 Output Compar   | re Register        |          |          |        |         |        | 127               |
| \$22 (\$42)                               | ASSR             | -             | -  | -                  | -        | AS2      | TCN2UB | OCR2UB  | TCR2UB | 128               |
| \$21 (\$41)                               | WDTCR            | -             | -  | -                  | WDTOE    | WDE      | WDP2   | WDP1    | WDP0   | 42                |
| \$20 <sup>(2)</sup> (\$40) <sup>(2)</sup> | UBRRH            | URSEL         | -  | -                  | -        |          |        | R[11:8] | T      | 164               |
|   | UCSRC            | URSEL         | UMSEL  | UPM1               | UPM0     | USBS     | UCSZ1  | UCSZ0   | UCPOL  | 162               |
| \$1F (\$3F)                               | EEARH            | -             | -  | -                  | -        | -        | -      | EEAR9   | EEAR8  | 19                |
| \$1E (\$3E)                               | EEARL            |               | Iress Register Lov   | w Byte             |          |          |        |         |        | 19                |
| \$1D (\$3D)                               | EEDR             | EEPROM Dat    | a Register   |                    |          | r        |        |         | T      | 19                |
| \$1C (\$3C)                               | EECR             | -             | -  | -                  | -        | EERIE    | EEMWE  | EEWE    | EERE   | 19                |
| \$1B (\$3B)                               | PORTA            | PORTA7        | PORTA6   | PORTA5             | PORTA4   | PORTA3   | PORTA2 | PORTA1  | PORTA0 | 64                |
| \$1A (\$3A)                               | DDRA             | DDA7          | DDA6   | DDA5               | DDA4     | DDA3     | DDA2   | DDA1    | DDA0   | 64                |
| \$19 (\$39)                               | PINA             | PINA7         | PINA6  | PINA5              | PINA4    | PINA3    | PINA2  | PINA1   | PINA0  | 64                |
| \$18 (\$38)                               | PORTB            | PORTB7        | PORTB6   | PORTB5             | PORTB4   | PORTB3   | PORTB2 | PORTB1  | PORTB0 | 64                |
| \$17 (\$37)                               | DDRB             | DDB7          | DDB6   | DDB5               | DDB4     | DDB3     | DDB2   | DDB1    | DDB0   | 64                |
| \$16 (\$36)                               | PINB             | PINB7         | PINB6  | PINB5              | PINB4    | PINB3    | PINB2  | PINB1   | PINB0  | 65                |
| \$15 (\$35)                               | PORTC            | PORTC7        | PORTC6   | PORTC5             | PORTC4   | PORTC3   | PORTC2 | PORTC1  | PORTC0 | 65                |
| \$14 (\$34)                               | DDRC             | DDC7          | DDC6   | DDC5               | DDC4     | DDC3     | DDC2   | DDC1    | DDC0   | 65                |
| \$13 (\$33)                               | PINC             | PINC7         | PINC6  | PINC5              | PINC4    | PINC3    | PINC2  | PINC1   | PINC0  | 65                |
| \$12 (\$32)                               | PORTD            | PORTD7        | PORTD6   | PORTD5             | PORTD4   | PORTD3   | PORTD2 | PORTD1  | PORTD0 | 65                |
| \$11 (\$31)                               | DDRD             | DDD7          | DDD6   | DDD5               | DDD4     | DDD3     | DDD2   | DDD1    | DDD0   | 65                |
| \$10 (\$30)                               | PIND             | PIND7         | PIND6  | PIND5              | PIND4    | PIND3    | PIND2  | PIND1   | PIND0  | 65                |
| \$0F (\$2F)                               | SPDR             | SPI Data Reg  | jister   |                    |          |          |        |         |        | 138               |
| \$0E (\$2E)                               | SPSR             | SPIF          | WCOL   | -                  | -        | -        | -      | -       | SPI2X  | 138               |
| \$0D (\$2D)                               | SPCR             | SPIE          | SPE  | DORD               | MSTR     | CPOL     | CPHA   | SPR1    | SPR0   | 136               |
| \$0C (\$2C)                               | UDR              | USART I/O D   | ata Register   |                    |          |          |        |         |        | 159               |
| \$0B (\$2B)                               | UCSRA            | RXC           | TXC  | UDRE               | FE       | DOR      | PE     | U2X     | MPCM   | 160               |
| \$0A (\$2A)                               | UCSRB            | RXCIE         | TXCIE  | UDRIE              | RXEN     | TXEN     | UCSZ2  | RXB8    | TXB8   | 161               |
| \$09 (\$29)                               | UBRRL            | USART Baud    | Rate Register Lo   | w Byte             |          | · · · ·  |        |         |        | 164               |
| \$08 (\$28)                               | ACSR             | ACD           | ACBG   | ACO                | ACI      | ACIE     | ACIC   | ACIS1   | ACIS0  | 199               |
| \$07 (\$27)                               | ADMUX            | REFS1         | REFS0  | ADLAR              | MUX4     | MUX3     | MUX2   | MUX1    | MUX0   | 214               |
|   | ADCSRA           | ADEN          | ADSC   | ADATE              | ADIF     | ADIE     | ADPS2  | ADPS1   | ADPS0  | 216               |
|   |                  |               |  |                    |          | -        |        |         |        |                   |
| \$06 (\$26)                               |                  | ADC Data Rec  | aister High Ryte   |                    |          |          |        |         |        | 217               |
| \$06 (\$26)<br>\$05 (\$25)                | ADCH             |               | gister High Byte   |                    |          |          |        |         |        | 217               |
| \$06 (\$26)                               |                  | ADC Data Reg  | gister High Byte<br>gister Low Byte<br>al Interface Data I | Register           |          |          |        |         |        | 217<br>217<br>179 |



| Address     | Name | Bit 7          | Bit 6               | Bit 5       | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|-------------|------|----------------|---------------------|-------------|-------|-------|-------|-------|-------|------|
| \$01 (\$21) | TWSR | TWS7           | TWS6                | TWS5        | TWS4  | TWS3  | -     | TWPS1 | TWPS0 | 178  |
| \$00 (\$20) | TWBR | Two-wire Seria | al Interface Bit Ra | te Register |       |       |       |       |       | 177  |

Notes: 1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCDR Register.

2. Refer to the USART description for details on how to access UBRRH and UCSRC.

3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.



## Instruction Set Summary

| Mnemonics        | Operands         | Description   | Operation  | Flags      | #Clocks |
|------------------|------------------|---|--|------------|---------|
| ARITHMETIC AND L | OGIC INSTRUCTION | S   |  |            |         |
| ADD              | Rd, Rr           | Add two Registers   | $Rd \leftarrow Rd + Rr$  | Z,C,N,V,H  | 1       |
| ADC              | Rd, Rr           | Add with Carry two Registers                                  | $Rd \leftarrow Rd + Rr + C$  | Z,C,N,V,H  | 1       |
| ADIW             | Rdl,K            | Add Immediate to Word   | Rdh:Rdl ← Rdh:Rdl + K  | Z,C,N,V,S  | 2       |
| SUB              | Rd, Rr           | Subtract two Registers  | $Rd \leftarrow Rd - Rr$  | Z,C,N,V,H  | 1       |
| SUBI             | Rd, K            | Subtract Constant from Register                               | $Rd \leftarrow Rd - K$   | Z,C,N,V,H  | 1       |
| SBC              | Rd, Rr           | Subtract with Carry two Registers                             | $Rd \leftarrow Rd - Rr - C$  | Z,C,N,V,H  | 1       |
| SBCI             | Rd, K            | Subtract with Carry Constant from Reg.                        | $Rd \leftarrow Rd - K - C$   | Z,C,N,V,H  | 1       |
| SBIW             | Rdl,K            | Subtract Immediate from Word                                  | Rdh:Rdl ← Rdh:Rdl - K  | Z,C,N,V,S  | 2       |
| AND              | Rd, Rr           | Logical AND Registers   | $Rd \leftarrow Rd \bullet Rr$                                      | Z,N,V      | 1       |
| ANDI             | Rd, K            | Logical AND Register and Constant                             | $Rd \leftarrow Rd \bullet K$                                       | Z,N,V      | 1       |
| OR               | Rd, Rr           | Logical OR Registers  | Rd ← Rd v Rr   | Z,N,V      | 1       |
| ORI              | Rd, K            | Logical OR Register and Constant                              | Rd ← Rd v K  | Z,N,V      | 1       |
| EOR              | Rd, Rr           | Exclusive OR Registers  | $Rd \leftarrow Rd \oplus Rr$                                       | Z,N,V      | 1       |
| COM              | Rd               | One's Complement  | Rd ← \$FF – Rd   | Z,C,N,V    | 1       |
| NEG              | Rd               | Two's Complement  | Rd ← \$00 - Rd   | Z,C,N,V,H  | 1       |
| SBR              | Rd,K             | Set Bit(s) in Register  | Rd ← Rd v K  | Z,N,V      | 1       |
| CBR              | Rd,K             | Clear Bit(s) in Register                                      | $Rd \leftarrow Rd \bullet (\$FF - K)$                              | Z,N,V      | 1       |
| INC              | Rd               | Increment   | $Rd \leftarrow Rd + 1$   | Z,N,V      | 1       |
| DEC              | Rd               | Decrement   | $Rd \leftarrow Rd - 1$   | Z,N,V      | 1       |
| TST              | Rd               | Test for Zero or Minus  | $Rd \leftarrow Rd \bullet Rd$                                      | Z,N,V      | 1       |
| CLR              | Rd               | Clear Register<br>Set Register                                | $Rd \leftarrow Rd \oplus Rd$                                       | Z,N,V      | 1       |
| SER              | Rd<br>Dd Dr      |   | Rd ← \$FF  | None       | 1       |
| MUL              | Rd, Rr           | Multiply Unsigned   | $R1:R0 \leftarrow Rd x Rr$   | Z,C<br>Z,C | 2       |
| MULS             | Rd, Rr           | Multiply Signed   | $R1:R0 \leftarrow Rd \times Rr$                                    |            |         |
| MULSU<br>FMUL    | Rd, Rr           | Multiply Signed with Unsigned<br>Fractional Multiply Unsigned | $\frac{R1:R0 \leftarrow Rd x Rr}{R1:R0 \leftarrow (Rd x Rr)} << 1$ | Z,C<br>Z,C | 2       |
| FMULS            | Rd, Rr<br>Rd, Rr | Fractional Multiply Signed                                    | $R1:R0 \leftarrow (Rd \times Rr) << 1$                             | Z,C        | 2       |
| FMULSU           | Rd, Rr           | Fractional Multiply Signed with Unsigned                      | $R1:R0 \leftarrow (Rd x Rr) << 1$                                  | Z,C        | 2       |
| BRANCH INSTRUC   |                  | Fractional multiply Signed with Onsigned                      | $R_1.R_0 \leftarrow (R_0 \times R_1) > 1$                          | 2,0        | 2       |
| RJMP             | k                | Relative Jump   | $PC \leftarrow PC + k + 1$   | None       | 2       |
| IJMP             | ĸ                | Indirect Jump to (Z)  | $PC \leftarrow Z$  | None       | 2       |
| JMP              | k                | Direct Jump   | $PC \leftarrow k$  | None       | 3       |
| RCALL            | k                | Relative Subroutine Call                                      | $PC \leftarrow PC + k + 1$   | None       | 3       |
| ICALL            |                  | Indirect Call to (Z)  | PC ← Z   | None       | 3       |
| CALL             | k                | Direct Subroutine Call  | PC ← k   | None       | 4       |
| RET              |                  | Subroutine Return   | PC ← Stack   | None       | 4       |
| RETI             |                  | Interrupt Return  | PC ← Stack   | 1          | 4       |
| CPSE             | Rd,Rr            | Compare, Skip if Equal  | if (Rd = Rr) PC ← PC + 2 or 3                                      | None       | 1/2/3   |
| CP               | Rd,Rr            | Compare   | Rd – Rr  | Z, N,V,C,H | 1       |
| CPC              | Rd,Rr            | Compare with Carry  | Rd – Rr – C  | Z, N,V,C,H | 1       |
| CPI              | Rd,K             | Compare Register with Immediate                               | Rd – K   | Z, N,V,C,H | 1       |
| SBRC             | Rr, b            | Skip if Bit in Register Cleared                               | if (Rr(b)=0) PC ← PC + 2 or 3                                      | None       | 1/2/3   |
| SBRS             | Rr, b            | Skip if Bit in Register is Set                                | if (Rr(b)=1) PC ← PC + 2 or 3                                      | None       | 1/2/3   |
| SBIC             | P, b             | Skip if Bit in I/O Register Cleared                           | if (P(b)=0) PC ← PC + 2 or 3                                       | None       | 1/2/3   |
| SBIS             | P, b             | Skip if Bit in I/O Register is Set                            | if (P(b)=1) PC ← PC + 2 or 3                                       | None       | 1/2/3   |
| BRBS             | s, k             | Branch if Status Flag Set                                     | if (SREG(s) = 1) then $PC \leftarrow PC+k + 1$                     | None       | 1/2     |
| BRBC             | s, k             | Branch if Status Flag Cleared                                 | if $(SREG(s) = 0)$ then $PC \leftarrow PC+k + 1$                   | None       | 1/2     |
| BREQ             | k                | Branch if Equal   | if (Z = 1) then PC $\leftarrow$ PC + k + 1                         | None       | 1/2     |
| BRNE             | k                | Branch if Not Equal   | if (Z = 0) then PC $\leftarrow$ PC + k + 1                         | None       | 1/2     |
| BRCS             | k                | Branch if Carry Set   | if (C = 1) then PC $\leftarrow$ PC + k + 1                         | None       | 1/2     |
| BRCC             | k                | Branch if Carry Cleared                                       | if (C = 0) then PC $\leftarrow$ PC + k + 1                         | None       | 1/2     |
| BRSH             | k                | Branch if Same or Higher                                      | if (C = 0) then PC $\leftarrow$ PC + k + 1                         | None       | 1/2     |
| BRLO             | k                | Branch if Lower   | if (C = 1) then PC $\leftarrow$ PC + k + 1                         | None       | 1/2     |
| BRMI             | k                | Branch if Minus   | if (N = 1) then PC $\leftarrow$ PC + k + 1                         | None       | 1/2     |
| BRPL             | k                | Branch if Plus  | if (N = 0) then PC $\leftarrow$ PC + k + 1                         | None       | 1/2     |
| BRGE             | k                | Branch if Greater or Equal, Signed                            | if $(N \oplus V = 0)$ then PC $\leftarrow$ PC + k + 1              | None       | 1/2     |
| BRLT             | k                | Branch if Less Than Zero, Signed                              | if $(N \oplus V=1)$ then PC $\leftarrow$ PC + k + 1                | None       | 1/2     |
| BRHS             | k                | Branch if Half Carry Flag Set                                 | if (H = 1) then PC $\leftarrow$ PC + k + 1                         | None       | 1/2     |
| BRHC             | k                | Branch if Half Carry Flag Cleared                             | if (H = 0) then $PC \leftarrow PC + k + 1$                         | None       | 1/2     |
| BRTS             | k                | Branch if T Flag Set  | if (T = 1) then PC $\leftarrow$ PC + k + 1                         | None       | 1/2     |
| BRTC             | k                | Branch if T Flag Cleared                                      | if (T = 0) then PC $\leftarrow$ PC + k + 1                         | None       | 1/2     |
| BRVS             | k                | Branch if Overflow Flag is Set                                | if (V = 1) then $PC \leftarrow PC + k + 1$                         | None       | 1/2     |
| BRVC             | k                | Branch if Overflow Flag is Cleared                            | if (V = 0) then PC $\leftarrow$ PC + k + 1                         | None       | 1/2     |



| Mnemonics         | Operands     | Description                        | Operation  | Flags              | #Clocks |
|-------------------|--------------|------------------------------------|--|--------------------|---------|
| BRIE              | k            | Branch if Interrupt Enabled        | if (I = 1) then PC $\leftarrow$ PC + k + 1                         | None               | 1/2     |
| BRID              | k            | Branch if Interrupt Disabled       | if (I = 0) then PC $\leftarrow$ PC + k + 1                         | None               | 1/2     |
| DATA TRANSFER     | INSTRUCTIONS |                                    |  |                    |         |
| MOV               | Rd, Rr       | Move Between Registers             | $Rd \leftarrow Rr$   | None               | 1       |
| MOVW              | Rd, Rr       | Copy Register Word                 | $Rd+1:Rd \leftarrow Rr+1:Rr$                                       | None               | 1       |
| LDI               | Rd, K        | Load Immediate                     | Rd ← K   | None               | 1       |
| LD                | Rd, X        | Load Indirect                      | $Rd \leftarrow (X)$  | None               | 2       |
| LD                | Rd, X+       | Load Indirect and Post-Inc.        | $Rd \leftarrow (X), X \leftarrow X + 1$                            | None               | 2       |
| LD                | Rd, - X      | Load Indirect and Pre-Dec.         | $X \leftarrow X - 1, Rd \leftarrow (X)$                            | None               | 2       |
| LD                | Rd, Y        | Load Indirect                      | $Rd \leftarrow (Y)$  | None               | 2       |
| LD                | Rd, Y+       | Load Indirect and Post-Inc.        | $Rd \leftarrow (Y), Y \leftarrow Y + 1$                            | None               | 2       |
| LD                | Rd, - Y      | Load Indirect and Pre-Dec.         | $Y \leftarrow Y - 1$ , Rd $\leftarrow (Y)$                         | None               | 2       |
| LDD               | Rd,Y+q       | Load Indirect with Displacement    | $Rd \leftarrow (Y + q)$  | None               | 2       |
| LD                | Rd, Z        | Load Indirect                      | $Rd \leftarrow (Z)$  | None               | 2       |
| LD                | Rd, Z+       | Load Indirect and Post-Inc.        | $Rd \leftarrow (Z), Z \leftarrow Z+1$                              | None               | 2       |
| LD                | Rd, -Z       | Load Indirect and Pre-Dec.         | $Z \leftarrow Z - 1, Rd \leftarrow (Z)$                            | None               | 2       |
| LDD               | Rd, Z+q      | Load Indirect with Displacement    | $Rd \leftarrow (Z + q)$  | None               | 2       |
| LDS               | Rd, k        | Load Direct from SRAM              | $Rd \leftarrow (k)$  | None               | 2       |
| ST                | X, Rr        | Store Indirect                     | $(X) \leftarrow Rr$  | None               | 2       |
| ST                | X+, Rr       | Store Indirect and Post-Inc.       | $(X) \leftarrow Rr, X \leftarrow X + 1$                            | None               | 2       |
| ST                | - X, Rr      | Store Indirect and Pre-Dec.        | $X \leftarrow X - 1, (X) \leftarrow Rr$                            | None               | 2       |
| ST                | Y, Rr        | Store Indirect                     | $(Y) \leftarrow Rr$  | None               | 2       |
| ST                | Y+, Rr       | Store Indirect and Post-Inc.       | $(Y) \leftarrow Rr, Y \leftarrow Y + 1$                            | None               | 2       |
| ST                | - Y, Rr      | Store Indirect and Pre-Dec.        | $Y \leftarrow Y - 1, (Y) \leftarrow Rr$                            | None               | 2       |
| STD               | Y+q,Rr       | Store Indirect with Displacement   | $(Y + q) \leftarrow Rr$  | None               | 2       |
| ST                | Z, Rr        | Store Indirect                     | $(Z) \leftarrow Rr$  | None               | 2       |
| ST                | Z+, Rr       | Store Indirect and Post-Inc.       | $(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$             | None               | 2       |
| ST                | -Z, Rr       | Store Indirect and Pre-Dec.        | $Z \leftarrow Z - 1, (Z) \leftarrow Rr$                            | None               | 2       |
| STD               | Z+q,Rr       | Store Indirect with Displacement   | $(Z + q) \leftarrow Rr$  | None               | 2       |
| STS               | k, Rr        | Store Direct to SRAM               | $(k) \leftarrow Rr$  | None               | 2       |
| LPM               | D-1 7        | Load Program Memory                | $R0 \leftarrow (Z)$  | None               | 3       |
| LPM               | Rd, Z        | Load Program Memory                | $Rd \leftarrow (Z)$  | None               | 3       |
| LPM               | Rd, Z+       | Load Program Memory and Post-Inc   | $Rd \leftarrow (Z), Z \leftarrow Z+1$                              | None               | 3       |
| SPM<br>IN         | Rd, P        | Store Program Memory<br>In Port    | $(Z) \leftarrow R1:R0$<br>Rd $\leftarrow P$                        | None               | - 1     |
|                   |              |                                    |  | None               |         |
| OUT<br>PUSH       | P, Rr<br>Rr  | Out Port<br>Push Register on Stack | P ← Rr<br>Stack ← Rr   | None               | 1       |
| POP               | Rd           | Pop Register from Stack            | Rd ← Stack   | None<br>None       | 2       |
| BIT AND BIT-TES   |              | Fop Register from Stack            | RU   | None               | 2       |
| SBI               | P,b          | Set Bit in I/O Register            | I/O(P,b) ← 1   | None               | 2       |
| CBI               | P,b          | Clear Bit in I/O Register          | $I/O(P,b) \leftarrow 0$  | None               | 2       |
| LSL               | Rd           | Logical Shift Left                 | $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$                     | Z,C,N,V            | 1       |
| LSR               | Rd           | Logical Shift Right                | $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$                     | Z,C,N,V            | 1       |
| ROL               | Rd           | Rotate Left Through Carry          | $Rd(0) \leftarrow C, Rd(n+1), Rd(n), C \leftarrow Rd(7)$           | Z,C,N,V            | 1       |
| ROR               | Rd           | Rotate Right Through Carry         | $Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$ | Z,C,N,V            | 1       |
| ASR               | Rd           | Arithmetic Shift Right             | $Rd(n) \leftarrow Rd(n+1), n=06$                                   | Z,C,N,V<br>Z,C,N,V | 1       |
| SWAP              | Rd           | Swap Nibbles                       | $Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$               | None               | 1       |
| BSET              | s            | Flag Set                           | SREG(s) $\leftarrow 1$   | SREG(s)            | 1       |
| BCLR              | s            | Flag Clear                         | $SREG(s) \leftarrow 0$   | SREG(s)            | 1       |
| BST               | Rr, b        | Bit Store from Register to T       | $T \leftarrow Rr(b)$   | T                  | 1       |
| BLD               | Rd, b        | Bit load from T to Register        | $Rd(b) \leftarrow T$   | None               | 1       |
| SEC               | 110,0        | Set Carry                          | $C \leftarrow 1$   | C                  | 1       |
| CLC               | 1            | Clear Carry                        | C ← 0  | C                  | 1       |
| SEN               |              | Set Negative Flag                  | N ← 1  | N                  | 1       |
| CLN               |              | Clear Negative Flag                | N ← 0  | N                  | 1       |
| SEZ               |              | Set Zero Flag                      | $Z \leftarrow 1$   | Z                  | 1       |
| CLZ               |              | Clear Zero Flag                    | Z ← 0  | Z                  | 1       |
| SEI               |              | Global Interrupt Enable            | 1 ← 1  | 1                  | 1       |
| CLI               |              | Global Interrupt Disable           | 1 ← 0  | 1                  | 1       |
| SES               |              | Set Signed Test Flag               | S ← 1  | S                  | 1       |
| CLS               |              | Clear Signed Test Flag             | S ← 0  | s                  | 1       |
| SEV               |              | Set Twos Complement Overflow.      | V ← 1  | v                  | 1       |
|                   |              | Clear Twos Complement Overflow     | V ← 0  | v                  | 1       |
| CLV               |              |                                    |  |                    |         |
| CLV<br>SET        |              |                                    |  | Т                  | 1       |
| CLV<br>SET<br>CLT |              | Set T in SREG<br>Clear T in SREG   | $\begin{array}{c} T \leftarrow 1 \\ T \leftarrow 0 \end{array}$    | T<br>T             | 1       |



| Mnemonics   | Operands    | Description                   | Operation                                | Flags | #Clocks |
|-------------|-------------|-------------------------------|--|-------|---------|
| CLH         |             | Clear Half Carry Flag in SREG | H ← 0                                    | Н     | 1       |
| MCU CONTROL | NSTRUCTIONS |                               |  |       |         |
| NOP         |             | No Operation                  |  | None  | 1       |
| SLEEP       |             | Sleep                         | (see specific descr. for Sleep function) | None  | 1       |
| WDR         |             | Watchdog Reset                | (see specific descr. for WDR/timer)      | None  | 1       |
| BREAK       |             | Break                         | For On-Chip Debug Only                   | None  | N/A     |



## **Ordering Information**

| Speed (MHz) | Power Supply | Ordering Code  | Package <sup>(1)</sup> | Operational Range             |
|-------------|--------------|--|------------------------|-------------------------------|
| 8           | 2.7 - 5.5V   | ATmega32L-8AU <sup>(2)</sup><br>ATmega32L-8PU <sup>(2)</sup><br>ATmega32L-8MU <sup>(2)</sup> | 44A<br>40P6<br>44M1    | Industrial<br>(-40°C to 85°C) |
| 16          | 4.5 - 5.5V   | ATmega32-16AU <sup>(2)</sup><br>ATmega32-16PU <sup>(2)</sup><br>ATmega32-16MU <sup>(2)</sup> | 44A<br>40P6<br>44M1    | Industrial<br>(-40°C to 85°C) |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.


2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

|             | Package Type   |  |  |  |
|-------------|--|--|--|--|
| 44 <b>A</b> | 44-lead, 10 x 10 x 1.0 mm, Thin Profile Plastic Quad Flat Package (TQFP)     |  |  |  |
| 40P6        | 40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)                      |  |  |  |
| 44M1        | 44-pad, 7 x 7 x 1.0 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |  |  |  |




## **Packaging Information**

### 44A






### 40P6





### 44M1





### Errata

| ATmega32, rev. A<br>to F | <ul> <li>First Analog Comparator conversion may be delayed</li> <li>Interrupts may be lost when writing the timer registers in the asynchronous timer</li> <li>IDCODE masks data from TDI input</li> <li>Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.</li> </ul> |
|--------------------------|--|
|                          | 1. First Analog Comparator conversion may be delayed   |
|                          | If the device is powered by a slow rising V <sub>CC</sub> , the first Analog Comparator conversion will take longer than expected on some devices.   |
|                          | Problem Fix/Workaround   |
|                          | When the device has been powered or reset, disable then enable theAnalog Comparator before the first conversion.   |
|                          | 2. Interrupts may be lost when writing the timer registers in the asynchronous timer   |
|                          | The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.  |
|                          | Problem Fix/Workaround   |
|                          | Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous-<br>Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).   |
|                          | 3. IDCODE masks data from TDI input  |
|                          | The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.  |
|                          | Problem Fix / Worksround   |

#### **Problem Fix / Workaround**

- If ATmega32 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega32 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega32 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega32 must be the fist device in the chain.

# 4. Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

#### **Problem Fix / Workaround**

Always use OUT or SBI to set EERE in EECR.



| Datasheet<br>Revision<br>History                           | Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.                                   |
|--|---|
| Changes from Rev.  | 1. Updated "Errata" on page 336.  |
| 2503N-06/08 to<br>Rev.<br>2503O-07/09                      | 2. Updated the TOC with new template (version 5.10)   |
| Changes from Rev.<br>2503M-05/08 to<br>Rev.<br>2503N-06/08 | 1. Added the note "Not recommended for new designs" on "Features" on page 1.  |
| -  | 1. Updated "Ordering Information" on page 12:   |
| 2503L-05/08 to<br>Rev.                                     | - Commercial ordering codes removed.  |
| 2503M-05/08  | - Non Pb-free package option removed.   |
|  | 2. Removed note from Feature list in "Analog to Digital Converter" on page 201.   |
|  | 3. Removed note from Table 84 on page 215.  |
| Changes from Rev.<br>2503K-08/07 to<br>Rev.                | <ol> <li>Updated "Fast PWM Mode" on page 75 in "8-bit Timer/Counter0 with PWM" on page 69:</li> <li>         – Removed the last section describing how to achieve a frequency with 50% duty     </li> </ol> |
| 2503L-05/08  | cycle waveform output in fast PWM mode.   |
| Changes from Rev.  | 1. Renamed "Input Capture Trigger Source" to "Input Capture Pin Source" on page 94.   |
| 2503J-10/06 to<br>Rev.                                     | 2. Updated "Features" on page 1.  |
| 2503K-08/07  | 3. Added "Data Retention" on page 6.  |
|  | 4. Updated "Errata" on page 336.  |
|  | 5. Updated "Slave Mode" on page 136.  |
| Changes from Rev.  | 1. Updated "Fast PWM Mode" on page 99.  |
| 2503I-04/06 to Rev.<br>2503J-10/06                         | 2. Updated Table 38 on page 80, Table 40 on page 81, Table 45 on page 108, Table 47 on page 109, Table 50 on page 125 and Table 52 on page 126.   |
|  | 3. Updated typo in table note 6 in "DC Characteristics" on page 287.  |

4. Updated "Errata" on page 336.



| Changes from Rev.                                       | 1. | Updated Figure 1 on page 2.   |
|---|----|---|
| 2503H-03/05 to<br>Rev. 2503I-04/06                      | 2. | Added "Resources" on page 6.  |
|   | 3. | Added note to "Timer/Counter Oscillator" on page 31.  |
|   | 4. | Updated "Serial Peripheral Interface – SPI" on page 132.  |
|   | 5. | Updated note in "Bit Rate Generator Unit" on page 175.  |
|   | 6. | Updated Table 86 on page 218.   |
|   | 7. | Updated "DC Characteristics" on page 287.   |
| Changes from Rev.<br>2503G-11/04 to                     | 1. | MLF-package alternative changed to "Quad Flat No-Lead/Micro Lead Frame Package QFN/MLF".  |
| Rev. 2503H-03/05  | 2. | Updated "Electrical Characteristics" on page 287  |
|   | 3. | Updated "Ordering Information" on page 332.   |
| Changes from Rev.                                       | 1. | "Channel" renamed "Compare unit" in Timer/Counter sections, ICP renamed ICP1.   |
| 2503F-12/03 to<br>Rev. 2503G-11/04                      | 2. | Updated Table 7 on page 29, Table 15 on page 37, Table 81 on page 206, Table 114 on page 272, Table 115 on page 273, and Table 118 on page 289. |
|   | 3. | Updated Figure 1 on page 2, Figure 46 on page 100.  |
|   | 4. | Updated "Version" on page 226.  |
|   | 5. | Updated "Calibration Byte" on page 258.   |
|   | 6. | Added section "Page Size" on page 258.  |
|   | 7. | Updated "ATmega32 Typical Characteristics" on page 296.   |
|   | 8. | Updated "Ordering Information" on page 332.   |
| Changes from Rev.<br>2503E-09/03 to<br>Rev. 2503F-12/03 | 1. | Updated "Calibrated Internal RC Oscillator" on page 29.   |
| Changes from Rev.<br>2503D-02/03 to                     | 1. | Updated and changed "On-chip Debug System" to "JTAG Interface and On-chip Debug System" on page 35.   |
| Rev. 2503E-09/03  | 2. | Updated Table 15 on page 37.  |
|   | 3. | Updated "Test Access Port – TAP" on page 219 regarding the JTAGEN fuse.   |
|   | 4. | Updated description for Bit 7 – JTD: JTAG Interface Disable on page 228.  |
|   | 5. | Added a note regarding JTAGEN fuse to Table 104 on page 257.  |



| 6. | Updated Absolute Maximum Ratings*, DC Characteristics and ADC Characteristics in |
|----|--|
|    | "Electrical Characteristics" on page 287.  |

7. Added a proposal for solving problems regarding the JTAG instruction IDCODE in "Errata" on page 336.

Changes from Rev. 2503C-10/02 to Rev. 2503D-02/03

- **Rev.** 1. Added EEAR9 in EEARH in "Register Summary" on page 327.
  - 2. Added Chip Erase as a first step in "Programming the Flash" on page 284 and "Programming the EEPROM" on page 285.
  - 3. Removed reference to "Multi-purpose Oscillator" application note and "32 kHz Crystal Oscillator" application note, which do not exist.
  - 4. Added information about PWM symmetry for Timer0 and Timer2.
  - 5. Added note in "Filling the Temporary Buffer (Page Loading)" on page 251 about writing to the EEPROM during an SPM Page Load.
  - 6. Added "Power Consumption" data in "Features" on page 1.
  - 7. Added section "EEPROM Write During Power-down Sleep Mode" on page 22.
  - 8. Added note about Differential Mode with Auto Triggering in "Prescaling and Conversion Timing" on page 204.
  - 9. Updated Table 89 on page 232.

10.Added updated "Packaging Information" on page 333.

Changes from Rev. 2503B-10/02 to Rev. 2503C-10/02

1. Updated the "DC Characteristics" on page 287.

Changes from Rev. 2503A-03/02 to

Rev. 2503B-10/02

- **Rev.** 1. Canged the endurance on the Flash to 10,000 Write/Erase Cycles.
  - 2. Bit nr.4 ADHSM in SFIOR Register removed.
  - 3. Added the section "Default Clock Source" on page 25.
  - 4. When using External Clock there are some limitations regards to change of frequency. This is described in "External Clock" on page 31 and Table 117 on page 289.
  - 5. Added a sub section regarding OCD-system and power consumption in the section "Minimizing Power Consumption" on page 34.
  - 6. Corrected typo (WGM-bit setting) for:
    - "Fast PWM Mode" on page 75 (Timer/Counter0)
    - "Phase Correct PWM Mode" on page 76 (Timer/Counter0)
    - "Fast PWM Mode" on page 120 (Timer/Counter2)
    - "Phase Correct PWM Mode" on page 121 (Timer/Counter2)
  - 7. Corrected Table 67 on page 164 (USART).



8. Updated  $V_{IL}$ ,  $I_{IL}$ , and  $I_{IH}$  parameter in "DC Characteristics" on page 287.

### 9. Updated Description of OSCCAL Calibration Byte.

In the datasheet, it was not explained how to take advantage of the calibration bytes for 2, 4, and 8 MHz Oscillator selections. This is now added in the following sections: Improved description of "Oscillator Calibration Register – OSCCAL" on page 30 and "Calibration Byte" on page 258.

- 10. Corrected typo in Table 42.
- 11. Corrected description in Table 45 and Table 46.
- 12. Updated Table 118, Table 120, and Table 121.
- 13. Added "Errata" on page 336.





#### Headquarters

*Atmel Corporation* 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

### International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site www.atmel.com Technical Support avr@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, Atmel logo and combinations thereof, AVR<sup>®</sup> and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.