SLLS094C – SEPTEMBER 1983 – REVISED MAY 2004

- Meet or Exceed the Requirements of ANSI TIA/EIA-232-E and ITU Recommendation V.28
- Current-Limited Output: 10 mA Typical
- Power-Off Output Impedance: 300 Ω Minimum
- Slew Rate Control by Load Capacitor
- Flexible Supply-Voltage Range
- Input Compatible With Most TTL Circuits


description/ordering information

The MC1488, SN55188, and SN75188 are monolithic quadruple line drivers designed to interface data terminal equipment with data communications equipment in conformance with ANSI TIA/EIA-232-E, using a diode in series with each supply-voltage terminal as shown under typical applications.

The SN55188 is characterized for operation over the full military temperature range of -55° C to 125°C. The MC1488 and SN75188 are characterized for operation from 0°C to 70°C.

MC148	8	N, OR N . N PAC P VIEW	
V _{CC} _[1	14	V _{CC +}
1A [2	13	4B
1Y [3	12	4A
2A [4	11	4Y
2B [5	10	3B
2Y [6	9	3A
GND [7	8	3Y

SN55188 ... J OR W PACKAGE



NC - No internal connection

TA	PACKAGI	Et.	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube of 25	MC1488N	MC1488N
	PDIP (N)	Tube of 25	SN75188N	SN75188N
0°C to 70°C		Tube of 50	SN75188D	CN/75400
	SOIC (D)	Reel of 2500	SN75188DR	SN75188
	SOP (NS)	Reel of 2000	SN75188NSR	SN75188
		Tube of 25	SN55188J	SN55188J
–55°C to 125°C	CDIP (J)	Tube of 25	SNJ55188J	SNJ55188J
-55 C 10 125 C	CFP (W)	Tube of 150	SNJ55188W	SNJ55188W
	LCCC (FK)	Tube of 55	SNJ55188FK	SNJ55188FK

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2004, Texas Instruments Incorporated On products compliant to MIL-PRF-3853s, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SLLS094C - SEPTEMBER 1983 - REVISED MAY 2004

FUNCTION TABLE (drivers 2–4)							
Α	В	Y					
Н	Н	L					
L	Х	Н					
X L H							
H – hiał							


H = high level, L = low level, X = irrelevant

logic diagram (positive logic)



Positive logic $Y = \frac{\overline{A} \text{ (driver 1)}}{Y = \overline{AB} \text{ or } \overline{A} + \overline{B} \text{ (drivers 2 thru 4)}}$

schematic (each driver)



Resistor values shown are nominal.



SLLS094C - SEPTEMBER 1983 - REVISED MAY 2004

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, V _{CC+} at (or below) 25°C free-air temperature (see Notes 1 and 2)
Input voltage, V ₁
Output voltage, V _O
Continuous total power dissipation (see Note 2) See Dissipation Rating Table
Package thermal impedance, θ_{JA} (see Notes 3 and 4): D package
N package
NS package
Operating virtual junction temperature, T _J 150°C
Case temperature for 60 seconds, FK package
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J or W package
Storage temperature range, T _{stg} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the network ground terminal.

- 2. For operation above 25°C free-air temperature, refer to the maximum supply voltage curve, Figure 6. In the J package, SN55188 chips are alloy mounted.
- 3. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Selecting the maximum of 150°C can affect reliability.
- 4. The package thermal impedance is calculated in accordance with JESD 51-7.

	DISSIPATION RATING TABLE								
PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING					
FK	1375 mW	11.0 mW/°C	880 mW	275 mW					
J	1375 mW	11.0 mW/°C	880 mW	275 mW					
W	1000 mW	8.0 mW/°C	640 mW	200 mW					

recommended operating conditions

		5	SN55188		MC14	88, SN7	5188	UNIT
		MIN	NOM	MAX	MIN	NOM	UNIT	
V _{CC+} S	Supply voltage	7.5	9	15	7.5	9	15	V
V _{CC-} S	Supply voltage	-7.5	-9	-15	-7.5	-9	-15	V
VIH F	High-level input voltage	1.9			1.9			V
V _{IL} L	_ow-level input voltage			0.8			0.8	V
T _A C	Operating free-air temperature	-55		125	0		70	°C



SLLS094C - SEPTEMBER 1983 - REVISED MAY 2004

electrical characteristics over operating free-air temperature range, V _{CC±} = ±9 V (unless otherwise)	ise
noted)	

					SN55188		MC14			
	PARAMETER	TEST CON	DITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
∨он	High-level output voltage	V _{IL} = 0.8 V,	V _{CC+} = 9 V, V _{CC-} = -9 V	6	7		6	7		V
vОн	nigh level output voltage	$R_L = 3 k\Omega$	V _{CC+} = 13.2 V, V _{CC-} = -13.2 V	9	10.5		9	10.5		v
VOL	Low-level output voltage	V _{IH} = 1.9 V,	V _{CC+} = 9 V, V _{CC-} = -9 V		-7‡	-6		-7	-6	V
VOL		$R_L = 3 k\Omega$	V _{CC+} = 13.2 V, V _{CC-} = -13.2 V		-10.5‡	-9		-10.5	-9	v
IН	High-level input current	V _I = 5 V				10			10	μΑ
۱ _{۱L}	Low-level input current	$V_{I} = 0$			-1	-1.6		-1	-1.6	mA
IOS(H)	Short-circuit output current at high level [§]	V _I = 0.8 V,	V _O = 0	-4.6	-9	-13.5	-6	-9	-12	mA
IOS(L)	Short-circuit output current at low level§	V _I = 1.9 V,	$V_{O} = 0$	4.6	9	13.5	6	9	12	mA
r _o	Output resistance, power off	$V_{CC+} = 0,$ $V_{O} = -2 V \text{ to } 2 V$	$V_{CC-} = 0,$	300			300			Ω
		V _{CC+} = 9 V,	All inputs at 1.9 V		15	20		15	20	
		No load	All inputs at 0.8 V		4.5	6		4.5	6	
	Supply current from	V _{CC+} = 12 V,	All inputs at 1.9 V		19	25		19	25	mA
ICC+	V _{CC+}	No load	All inputs at 0.8 V		5.5	7		5.5	7	ШA
		V _{CC+} = 15 V,	All inputs at 1.9 V			34			34	
		No load, T _A = $25^{\circ}C$	All inputs at 0.8 V			12			12	
		$V_{CC} = -9 V,$	All inputs at 1.9 V		-13	-17		-13	-17	
		No load	All inputs at 0.8 V			-0.5			-0.015	
	Supply current from ICC-	$V_{CC} = -12 V,$	All inputs at 1.9 V		-18	-23		-18	-23	mA
-00-	I _{CC} Supply current from I _{CC}	No load	All inputs at 0.8 V			-0.5			-0.015	1117 (
	$V_{CC-} = -15 V,$	All inputs at 1.9 V			-34			-34		
		No load, $T_A = 25^{\circ}C$	All inputs at 0.8 V			-2.5			-2.5	
Da	Total newer dissinction	V _{CC+} = 9 V, No load	$V_{CC-} = -9 V,$			333			333	mW
PD	Total power dissipation $V_{CC+} = 12 V$ No load		$V_{CC-} = -12 V,$			576			576	TIVV

[†] All typical values are at $T_A = 25^{\circ}C$. [‡] The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels only, e.g., if -6 V is a maximum, the typical value is a more negative voltage.

§ Not more than one output should be shorted at a time.



SLLS094C - SEPTEMBER 1983 - REVISED MAY 2004


switching characteristics, V_CC \pm = ± 9 V, T_A = 25°C

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output				220	350	ns
^t PHL	Propagation delay time, high- to low-level output	$R_L = 3 k\Omega$,	CL = 15 pF,		100	175	ns
^t TLH	Transition time, low- to high-level output †	See Figure 1			55	100	ns
^t THL	Transition time, high- to low-level output †				45	75	ns
^t TLH	Transition time, low- to high-level output [‡]	$R_{I} = 3 k\Omega \text{ to } 7 k\Omega,$	C _I = 2500 pF,		2.5		μs
t _{THL}	Transition time, high- to low-level output [‡]	See Figure 1			3.0		μs

[†] Measured between 10% and 90% points of output waveform

[‡]Measured between 3 V and -3 V points on the output waveform (TIA/EIA-232-E conditions)

PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics: $t_W = 0.5 \ \mu s$, PRR $\leq 1 \ MHz$, $Z_O = 50 \ \Omega$. B. CL includes probe and jig capacitance.

Figure 1. Test Circuit and Voltage Waveforms



SLLS094C - SEPTEMBER 1983 - REVISED MAY 2004

TYPICAL CHARACTERISTICS[†]



[†] Data for temperatures below 0°C and above 70°C are applicable to SN55188 circuit only.



SLLS094C - SEPTEMBER 1983 - REVISED MAY 2004

THERMAL INFORMATION[†]





Figure 6

[†] Data for temperatures below 0°C and above 70°C are applicable to the SN55188 circuit only.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
5962-86889012A	(1) ACTIVE	LCCC	FK	20	1	(2) TBD	(6) POST-PLATE	⁽³⁾ N / A for Pkg Type	-55 to 125	(4/5) 5962- 86889012A SNJ55 188FK	Samples
5962-8688901CA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8688901CA SNJ55188J	Samples
5962-8688901DA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8688901DA SNJ55188W	Samples
MC1488N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	MC1488N	Samples
MC1488NE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	MC1488N	Samples
SN55188J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN55188J	Samples
SN75188D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75188	Samples
SN75188DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75188	Samples
SN75188DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75188	Samples
SN75188DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75188	Samples
SN75188DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75188	Samples
SN75188N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75188N	Samples
SN75188NE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75188N	Samples
SN75188NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75188	Samples
SN75188NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75188	Samples
SNJ55188FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 86889012A SNJ55	Samples



10-Jun-2014

Orderable Device	Status	Package Type	-	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
										188FK	
SNJ55188J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8688901CA SNJ55188J	Samples
SNJ55188W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8688901DA SNJ55188W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Jun-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN55188, SN75188 :

Catalog: SN75188

Military: SN55188

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75188DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN75188NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75188DR	SOIC	D	14	2500	367.0	367.0	38.0
SN75188NSR	SO	NS	14	2000	367.0	367.0	38.0

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated