
SLLS005B - OCTOBER 1980 - REVISED MAY 1995

- Meets IEEE Standard 488-1978 (GPIB)
- 8-Channel Bidirectional Transceivers
- Power-Up/Power-Down Protection (Glitch Free)
- **Designed to Implement Control Bus** Interface
- **SN75161B Designed for Single Controller**
- SN75162B Designed for Multiple **Controllers**
- High-Speed, Low-Power Schottky Circuitry
- Low Power Dissipation . . . 72 mW Max Per Channel
- Fast Propagation Times . . . 22 ns Max
- **High-Impedance pnp Inputs**
- Receiver Hysteresis . . . 650 mV Typ
- **Bus-Terminating Resistors Provided on Driver Outputs**
- No Loading of Bus When Device Is Powered Down ($V_{CC} = 0$)


description

The SN75161B and SN75162B eight-channel, general-purpose interface bus transceivers are monolithic, high-speed, low-power Schottky devices designed to meet the requirements of IEEE Standard 488-1978. Each transceiver is designed to provide the bus-management and data-transfer signals between operating units of a single- or multiple-controller instrumentation system. When combined with the SN75160B octal bus transceiver, the SN75161B or SN75162B provides the complete 16-wire interface for the IEEE-488 bus.


The SN75161B and SN75162B feature eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. A powerup/-down disable circuit is included on all bus and receiver outputs. This provides glitch-free operation during V_{CC} power up and power down.



SN75162B...DW PACKAGE







NC-No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS005B - OCTOBER 1980 - REVISED MAY 1995

description (continued)

The direction of data through these driver-receiver pairs is determined by the DC, TE, and SC (on SN75162B) enable signals. The SC input on the SN75162B allows the REN and IFC transceivers to be controlled independently.

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when supply voltage V_{CC} is 0. The drivers are designed to handle loads up to 48 mA of sink current. Each receiver features pnp transistor inputs for high input impedance and hysteresis of 400 mV for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.

The SN75161B and SN75162B are characterized for operation from 0°C to 70°C.

Function Tables

SN75161B RECEIVE/TRANSMIT

	CONTROLS	6		BUS-MAN	NAGEMENT	CHANNELS		DATA-TF	DATA-TRANSFER CHANNELS			
DC	TE	ATN [†]	ATN [†] SRQ REN IFC				EOI	DAV	NDAC	NRFD		
				(Controlle	ed by DC)			(Controlled by TE)				
Н	Н	Н	R	т	R	R	Т	_	R	R		
Н	Н	L	, r	ı	11	K	R	'	11	K		
L	L	Н	т.	R		-	R	R	т	_		
L	L	L	ľ	ĸ	ı	I	Т	K	ī	ı		
Н	L	Х	R	Т	R	R	R	R	Т	Т		
L	Н	Χ	Т	R	Т	Т	Т	Т	R	R		

H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

SN75162B RECEIVE/TRANSMIT

	CON	TROLS			BUS-MANA	GEMENT C	HANNELS		DATA-TR	ANSFER CH	HANNELS
SC	DC	TE	ATN†	ATN†	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD
				(Controll	(Controlled by DC)		(Controlled by SC)		(Controlled by TE)		TE)
	Н	Н	Н	R	R T			Т	т	R	R
	Н	Н	L	K	ı			R	'	K	K
	L	L	Н	т	R			R	R	т	_
	L	L	L	'				Т	K	ı	'
	Н	L	Х	R	Т			R	R	Т	Т
	L	Н	Χ	Т	R			Т	Т	R	R
Н						Т	Т				
L						R	R				

H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.



[†] ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

TATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

CHANNEL-IDENTIFICATION TABLE


NAME	IDENTITY	CLASS
DC	Direction Control	
TE	Talk Enable	Control
sc	System Control (SN75162B only)	
ATN	Attention	
SRQ	Service Request	
REN	Remote Enable	Bus
IFC	Interface Clear	Management
EOI	End of Identity	
DAV	Data Valid	
NDAC	Not Data Accepted	Data
NRFD	Not Ready for Data	Transfer

SN75161B logic symbol[†]

DC 11 EN1/G4 TE 1 EN2/G5 EN3 ATN 13 8 — ATN **1** � П ∇ **1** 1 EOI 14 3 ᢒ EOI \triangleright **⊽** 3 \Box 1 9 SRQ \triangleright 1≎ SRQ ⊽ 1 1 П REN ______ 2 REN \triangleright **1** � ┚ **71** 1 IFC 18 3 IFC \triangleright 1♀ П **⊽** 1 1 2≎ DAV \triangleright ⊽ 2 1 ╜ NDAC \triangleright <u>2</u> ♦ NDAC **∇**2 П 1 16 NRFD NRFD <u>2</u> ⇔ \triangleright ┰ **⊽**2


- [†]This symbol is in accordance with IEEE Std 91-1984 and IEC Publication 617-12.
- ∇ Designates 3-state outputs
- Designates passive-pullup outputs

SN75161B logic diagram (positive logic)






SN75162B logic symbol[†]




- †This symbol is in accordance with IEEE Std 91-1984 and IEC Publication 617-12.
- ∇ Designates 3-state outputs

SN75162B logic diagram (positive logic)



Pin numbers shown are for the N package.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage, V _I	
Low-level driver output current, I _{OL}	100 mA
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16) inch from the case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network ground terminal.



SN75161B, SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS005B - OCTOBER 1980 - REVISED MAY 1995

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
DW (20 pin)	1125 mW	9.0 mW/°C	720 mW
DW (24 pin)	1350 mW	10.8 mW/°C	864 mW
N (20 pin)	1150 mW	9.2 mW/°C	736 mW
N (22 pin)	1700 mW	13.6 mW/°C	1088 mW

recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}			4.75	5	5.25	V
High-level input voltage, V _{IH}			2			V
Low-level input voltage, V _{IL}					0.8	V
Library and a standard and a standar	Bus ports with 3-state outputs	Bus ports with 3-state outputs				mA
High-level output current, I _{OH}	Terminal ports				-800	μΑ
Low lovel output output	Bus ports				48	A
Low-level output current, IOL	Terminal ports				16	mA
Operating free-air temperature, T _A 0					70	°C

SLLS005B - OCTOBER 1980 - REVISED MAY 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TES	T CONDITIONS	MIN	TYP [†]	MAX	UNIT
VIK	Input clamp voltage		$I_{I} = -18 \text{ mA}$			-0.8	-1.5	V
V _{hys}	Hysteresis voltage (V _{IT+} - V _{IT-})	Bus	See Figure 7		0.4	0.65		V
Vat	High-level output voltage	Terminal	ΙΟΗ = -800 μΑ		2.7	3.5		V
V _{OH} [‡]	r light-level output voltage	Bus	$I_{OH} = -5.2 \text{ mA}$		2.5	3.3		V
VOL	Low-level output voltage	Terminal	$I_{OL} = 16 \text{ mA}$			0.3	0.5	V
VOL	Low-level output voltage	Bus	$I_{OL} = 48 \text{ mA}$			0.35	0.5	V
II	Input current at maximum input voltage	Terminal	V _I = 5.5 V			0.2	100	μΑ
llH	High-level input current	Terminal and	V _I = 2.7 V			0.1	20	μΑ
I _{IL}	Low-level input current	control inputs	V _I = 0.5 V			-10	-100	μΑ
Vuon	Voltage at bus port		Driver disabled	$I_{I(bus)} = 0$	2.5	3.0	3.7	V
VI/O(bus)	voltage at bus port		Driver disabled	$I_{I(bus)} = -12 \text{ mA}$			-1.5	V
				$V_{I(bus)} = -1.5 \text{ V to } 0.4 \text{ V}$	-1.3			
		Power on		$V_{I(bus)} = 0.4 \text{ V to } 2.5 \text{ V}$	0		-3.2	
			Driver disabled	V _{I(bus)} = 2.5 V to 3.7 V			2.5	mA
I _{I/O(bus)}	Current into bus port	l ower on	Driver disabled	VI(bus) = 2.5 V to 5.7 V			-3.2	ША
				$V_{I(bus)} = 3.7 \text{ V to 5 V}$	0		2.5	
				$V_{I(bus)} = 5 V \text{ to } 5.5 V$	0.7		2.5	
		Power off	$V_{CC} = 0$,	$V_{I(bus)} = 0 V to 2.5 V$			-40	μΑ
los	Short-circuit output current	Terminal			-15	-35	-75	mA
105	Short-circuit output current	Bus			-25	-50	-125	ША
ICC	Supply current		No load,	TE, DE, and SC low			110	mA
C _{I/O(bus)}	Bus-port capacitance		$V_{CC} = 5 \text{ V to } 0,$ $V_{I/O} = 0 \text{ to } 2 \text{ V},$	f = 1 MHz		16		pF

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ V_{OH} applies for 3-state outputs only.


SN75161B, SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS005B - OCTOBER 1980 - REVISED MAY 1995

switching characteristics, V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output	Terminal	Bus	C _L = 30 pF,		14	20	ns
^t PHL	Propagation delay time, high- to low-level output	Terminal	Dus	See Figure 1		14	20	115
^t PLH	Propagation delay time, low- to high-level output	Terminal	Bus (SRQ, NDAC, NRFD)	C _L = 30 pF, See Figure 1		29	35	ns
^t PLH	Propagation delay time, low- to high-level output	Bus	Terminal	C _L = 30 pF,		10	20	ns
^t PHL	Propagation delay time, high- to low-level output	Dus	Termina	See Figure 2		15	22	113
^t PZH	Output enable time to high level		Bus (ATN,				60	
^t PHZ	Output disable time from high level	TE,DC,	EOI, REN,	See Figure 3			45	ns
tPZL	Output enable time to low level	or SC	IFC, and	See Figure 3			60	115
tPLZ	Output disable time from low level]	DAV)				55	
^t PZH	Output enable time to high level						55	
tPHZ	Output disable time from high level	TE,DC,	Townsiand	Coo Firme 4			50	
tpzL	Output enable time to low level	or SC	Terminal	See Figure 4			45	ns
tPLZ	Output disable time from low level						55	


PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 or $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 or t_{Γ}

Figure 1. Terminal-to-Bus Load Circuit and Voltage Waveforms




NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ms, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_{\Gamma} \leq$

Figure 2. Bus-to-Terminal Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ms, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_{\Gamma} \leq$

Figure 3. Bus Enable and Disable Times Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.

B. The Input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 6 ns, $t_O =$ 50 Ω .

Figure 4. Terminal Enable and Disable Times Load Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS







Figure 6

TERMINAL I/O PORTS OUTPUT VOLTAGE VS BUS INPUT VOLTAGE




GPIB I/O PORTS
LOW-LEVEL OUTPUT VOLTAGE

TYPICAL CHARACTERISTICS

0

20 30



LOW-LEVEL OUTPUT CURRENT

0.6

VCC = 5 V

TA = 25°C

0.2

- O.5

0.1

0.2

40 50 60


IOL - Low-Level Output Current - mA


Figure 9

70

80 90

GPIB I/O PORTS
OUTPUT VOLTAGE









10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN75161BDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75161B	Samples
SN75161BDWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75161B	Samples
SN75161BDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75161B	Samples
SN75161BDWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75161B	Samples
SN75161BDWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75161B	Samples
SN75161BN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75161BN	Samples
SN75161BNE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75161BN	Samples
SN75162BDW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75162B	Samples
SN75162BDWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75162B	Samples
SN75162BDWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75162B	Samples
SN75162BDWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75162B	Samples
SN75162BN	OBSOLETE	PDIP	N	22		TBD	Call TI	Call TI	0 to 70		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

10-Jun-2014

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

- in homogeneous material)
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Jan-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75161BDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN75161BDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN75162BDWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

www.ti.com 31-Jan-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75161BDWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN75161BDWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN75162BDWR	SOIC	DW	24	2000	367.0	367.0	45.0

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>