

www.ti.com

SCLS255K - DECEMBER 1995 - REVISED DECEMBER 2013

Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset

Check for Samples: SN54AHC74, SN74AHC74


FEATURES

- Operating Range 2-V to 5.5-V V_{CC}
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION

The 'AHC74 dual positive-edge-triggered devices are D-type flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCLS255K-DECEMBER 1995-REVISED DECEMBER 2013

www.ti.com




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

	Table				
	INP	UTS		OUTI	PUTS
PRE	CLR	CLK	D	Q	Q
L	Н	Х	Х	Н	L
н	L	Х	Х	L	н
L	L	х	х	H ⁽¹⁾	H ⁽¹⁾
н	Н	↑	н	Н	L
н	Н	↑	L	L	н
н	н	L	Х	Q ₀	

Table 1. Function Table (Each Flip-Flop)

(1) This configuration is unstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.



Copyright © 1995–2013, Texas Instruments Incorporated



SCLS255K – DECEMBER 1995 – REVISED DECEMBER 2013

www.ti.com

Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		UNIT
Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I ((2))		–0.5 V to 7 V
Output voltage range, V _O ((2))		-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)		–20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CO}	.)	±20 mA
Continuous output current, I_O (V _O = 0 to V _{CC})		±25 mA
Continuous current through V_{CC} or GND		±50 mA
	D package	86°C/W
	DB package ⁽³⁾	96°C/W
	DGV package ⁽³⁾	127°C/W
Package thermal impedance, OJA	N package ⁽³⁾	80°C/W
	NS package ⁽³⁾	76°C/W
	PW package ⁽³⁾	113°C/W
	RGY package ⁽⁴⁾	47°C/W
Storage temperature range, T _{stg}	· · ·	-65°C to 150°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

(4) The package thermal impedance is calculated in accordance with JESD 51-5.

Recommended Operating Conditions⁽¹⁾

			SN54AHC	74	SN74AHC7	4		
			MIN	MAX	MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	5.5	2	5.5	V	
		$V_{CC} = 2 V$	1.5		1.5			
VIH	High-level input voltage	$V_{CC} = 3V$	2.1		2.1		V	
		V _{CC} = 5.5 V	3.85		3.85			
		$V_{CC} = 2 V$		0.5		0.5		
VIL	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V	
		V _{CC} = 5.5 V		1.65		1.65		
VI	Input voltage		0	5.5	0	5.5	V	
Vo	Output voltage		0	V _{CC}	0	V _{CC}	V	
		$V_{CC} = 2 V$		-50		-50	μA	
I _{OH}	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4		
		V _{CC} = 5 V ± 0.5 V		-8		-8	mA	
		$V_{CC} = 2 V$		50		50	μA	
I _{OL}	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4		
		V _{CC} = 5 V ± 0.5 V		8		8	mA	
A 4/A		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100		
Δt/Δv	Input transition rise or fall rate	V _{CC} = 5 V ± 0.5 V		20		20	ns/V	
TA	Operating free-air temperature		-55	125	-40	125	°C	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. SCLS255K-DECEMBER 1995-REVISED DECEMBER 2013

www.ti.com

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	T _A = 25°C -55°C to 125°C SN54AHC74			-40°C to 85°C SN74AHC74		-40°C to 125°C SN74AHC74		UNIT		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	(
		2 V	1.9	2		1.9		1.9		1.9		
	I _{OH} = -50 mA	3 V	2.9	3		2.9		2.9		2.9		V
V _{OH}		4.5 V	4.4	4.5		4.4		4.4		4.4		
	I _{OH} = -4 mA	3 V	2.58			2.48		2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		3.8		
		2 V			0.1		0.1		0.1		0.1	
	I _{OL} = 50 mA	3 V			0.1		0.1		0.1		0.1	
V _{OL}		4.5 V			0.1		0.1		0.1		0.1	V
	$I_{OL} = 4 \text{ mA}$	3 V			0.36		0.5		0.44		0.5	
	I _{OH} = 8 mA	4.5 V			0.36		0.5		0.44		0.5	
l _l	$V_{I} = 5.5 \text{ V or GND}$	0 V to 5.5 V			±0.1		±1 ⁽¹⁾		±1		±1	μA
		5.5 V			2		20		20		20	μA
Ci	$V_{I} = V_{CC}$ or GND	5 V		2	10				10			pF

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at V_{CC} = 0 V.

Timing Requirements

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 1)

			T _A = 2	T _A = 25°C		IC74	-40°C to 85°C SN74AHC74		-40°C to 125°C SN74AHC74		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
4	Dulas duratian	PRE or CLR low	6		7		7		7		
τ _w	Pulse duration	CLK	6		7		7		7		ns
4	Ostura timo e la fama Ol IKA	Data	6		7		7		7		
τ _{su}	Setup time before CLK↑	PRE or CLR inactive	5		5		5		5		ns
t _h	Hold time, data after CLK↑	0.5		0.5		0.5		0.5		ns	

Timing Requirements

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		SN54AHC74		-40°C to 85°C SN74AHC74		-40°C to 125°C SN74AHC74		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Dulas duration	PRE or CLR low	5		5		5		5		
τ _w	Pulse duration	CLK	5		5		5		5		ns
	Ostura timo hatana Ol Ka	Data	5		5		5		5		
τ _{su}	Setup time before CLK↑	PRE or CLR inactive	3		3		3		3		ns
t _h	Hold time, data after CLK↑	0.5		0.5		0.5		0.5		ns	



SCLS255K-DECEMBER 1995-REVISED DECEMBER 2013

www.ti.com

Switching Characteristics

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE		T _A = 25°(C	SN54/	AHC74	-40° 85° SN74A	°C	–40°0 125 SN74A	°C	UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
4			C _L = 15 pF	80 ⁽¹⁾	125 ⁽¹⁾		70 ⁽¹⁾		70		70		N 41 1-
f _{max}			C _L = 50 pF	50	75		45		45		45		MHz
t _{PLH}	PRE or CLR	Q or Q	0 45 - 5		7.6 ⁽¹⁾	12.3 ⁽¹⁾	1 ⁽¹⁾	14.5 ⁽¹⁾	1	14.5	1	14.5	
t _{PHL}	PRE OF CLR	Q or Q	C _L = 15 pF		7.6	12.3	1 ⁽¹⁾	14.5 ⁽¹⁾	1	14.5	1	14.5	ns
t _{PLH}		Q or Q	0 15 55		6.7	11.9	1 ⁽¹⁾	14 ⁽¹⁾	1	14	1	14	
t _{PHL}	CLK	QUIQ	C _L = 15 pF		6.7	11.9	1 ⁽¹⁾	14 ⁽¹⁾	1	14	1	14	ns
t _{PLH}	PRE or CLR	Q or Q			10.1	15.8	1	18	1	18	1	18	
t _{PHL}	FRE OF CLR		C _L = 50 pF		10.1	15.8	1	18	1	18	1	18	ns
t _{PLH}	CLK	Q or Q	C ₁ = 50 pF		9.2	15.4	1	17.5	1	17.5	1	17.5	
t _{PHL}	ULK		$C_L = 50 \text{ pr}$		9.2	15.4	1	17.5	1	17.5	1	17.5	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	т	_A = 25°C	;	SN54A	HC74	-40° 85 SN74A	°C	-40° 125 SN74A	°C	UNIT			
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX				
4			C _L = 15 pF	130 ⁽¹⁾	170 ⁽¹⁾		110 ⁽¹⁾		110		110		MHz			
f _{max}			C _L = 50 pF	90	115		75		75		75		INITIZ			
t _{PLH}	PRE or CLR	Q or \overline{Q}	C _ 15 pE		4.8 ⁽¹⁾	7.7 ⁽¹⁾	1 ⁽¹⁾	9 ⁽¹⁾	1	9	1	9	20			
t _{PHL}	FRE OF CLR		C _L = 15 pF	0L = 10 pr		4.8 ⁽¹⁾	7.7 ⁽¹⁾	1 ⁽¹⁾	9 ⁽¹⁾	1	9	1	9	ns		
t _{PLH}	CLK	Q or \overline{Q}	0 45 -5		4.6 ⁽¹⁾	7.3 ⁽¹⁾	1 ⁽¹⁾	8.5 ⁽¹⁾	1	8.5	1	8.5				
t _{PHL}	CLK	QorQ	C _L = 15 pF	0 _L = 15 pF	C _L = 15 pF	0 _L = 15 pF		4.6 ⁽¹⁾	7.3 ⁽¹⁾	1 ⁽¹⁾	8.5 ⁽¹⁾	1	8.5	1	8.5	ns
t _{PLH}	PRE or CLR	Q or \overline{Q}			6.3	9.7	1	11	1	11	1	11	20			
t _{PHL}	PREDICLR	QUIQ	C _L = 50 pF		6.3	9.7	1	11	1	11	1	11	ns			
t _{PLH}	CLK	Q or \overline{Q}			6.1	9.3	1	10.5	1	10.5	1	10.5				
t _{PHL}	ULK		C _L = 50 pF		6.1	9.3	1	10.5	1	10.5	1	10.5	ns			

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

Noise Characteristics

 V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see $^{(1)})$

	PARAMETER	SN74AH	UNIT	
	FARAWETER	MIN	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	4.7		V
V _{IH(D)}	High-level dynamic input voltage	3.5		V
V _{IL(D)}	Low-level dynamic input voltage		1.5	V

(1) Characteristics are for surface-mount packages only.

Operating Characteristics

 $V_{CC} = 5 V, T_A = 25^{\circ}C$

	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
\mathbf{C}_{pd}	Power dissipation capacitance	No load,	f = 1 MHz	32	pF


Copyright © 1995–2013, Texas Instruments Incorporated

SN54AHC74, SN74AHC74

SCLS255K-DECEMBER 1995-REVISED DECEMBER 2013



www.ti.com



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

6

Copyright © 1995–2013, Texas Instruments Incorporated



SCLS255K-DECEMBER 1995-REVISED DECEMBER 2013

REVISION HISTORY

CI	hanges from Revision J (September 2002) to Revision K	Page
•	Updated document to new TI data sheet format.	1
•	Added ESD warning.	2
•	Removed Ordering Information table.	2
•	Updated operating temperature range.	3



10-Jun-2014

PACKAGING INFORMATION

Orderable Device		Package Type		Pins			Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9686001Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9686001Q2A SNJ54AHC 74FK	Samples
5962-9686001QCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9686001QC A SNJ54AHC74J	Samples
5962-9686001QDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9686001QD A SNJ54AHC74W	Samples
SN74AHC74D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC74	Samples
SN74AHC74DBLE	OBSOLETE	SSOP	DB	14		TBD	Call TI	Call TI	-40 to 125		
SN74AHC74DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA74	Samples
SN74AHC74DBRG4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA74	Samples
SN74AHC74DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC74	Samples
SN74AHC74DGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA74	Samples
SN74AHC74DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC74	Samples
SN74AHC74DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC74	Samples
SN74AHC74N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC74N	Samples
SN74AHC74NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC74N	Samples
SN74AHC74NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC74	Samples
SN74AHC74PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA74	Samples
SN74AHC74PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA74	Samples



PACKAGE OPTION ADDENDUM

10-Jun-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC74PWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125		
SN74AHC74PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA74	Samples
SN74AHC74PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA74	Samples
SN74AHC74RGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HA74	Samples
SN74AHC74RGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HA74	Samples
SNJ54AHC74FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9686001Q2A SNJ54AHC 74FK	Samples
SNJ54AHC74J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9686001QC A SNJ54AHC74J	Samples
SNJ54AHC74W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9686001QD A SNJ54AHC74W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

10-Jun-2014

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHC74, SN74AHC74 :

- Catalog: SN74AHC74
- Enhanced Product: SN74AHC74-EP, SN74AHC74-EP
- Military: SN54AHC74

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC74DBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74AHC74DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHC74DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHC74PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC74RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

2-Dec-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC74DBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74AHC74DGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
SN74AHC74DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74AHC74PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74AHC74RGYR	VQFN	RGY	14	3000	367.0	367.0	35.0

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications					
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive				
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications				
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers				
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps				
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy				
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial				
Interface	interface.ti.com	Medical	www.ti.com/medical				
Logic	logic.ti.com	Security	www.ti.com/security				
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense				
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video				
RFID	www.ti-rfid.com						
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com				
Wireless Connectivity	www.ti.com/wirelessconnectivity						

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated