

# **MCP4728**

## 12-Bit, Quad Digital-to-Analog Converter with EEPROM Memory

#### Features

- 12-Bit Voltage Output DAC with 4 Buffered Outputs
- On-Board Non-Volatile Memory (EEPROM) for DAC Codes and I<sup>2</sup>C<sup>TM</sup> Address Bits
- Internal or External Voltage Reference Selection
- Output Voltage Range:
  - Using Internal  $V_{REF}$  (2.048V): 0.000V to 2.048V with Gain Setting = 1 0.000V to 4.096V with Gain Setting = 2
- Using External V<sub>REF</sub> (V<sub>DD</sub>): 0.000V to V<sub>DD</sub>
- ±0.2 LSB DNL (typical)
- Fast Settling Time: 6 µs (typical)
- Normal or Power-Down Mode
- Low Power Consumption
- Single-Supply Operation: 2.7V to 5.5V
- I<sup>2</sup>C Interface:
  - Address bits: User Programmable to EEPROM
  - Standard (100 kbps), Fast (400 kbps) and High Speed (3.4 Mbps) Modes
- 10-Lead MSOP Package
- Extended Temperature Range: -40°C to +125°C

## Applications

- · Set Point or Offset Adjustment
- Sensor Calibration
- Closed-Loop Servo Control
- Low Power Portable Instrumentation
- PC Peripherals
- Programmable Voltage and Current Source
- Industrial Process Control
- Instrumentation
- Bias Voltage Adjustment for Power Amplifiers

#### Description

The MCP4728 device is a quad, 12-bit voltage output Digital-to-Analog Convertor (DAC) with non-volatile memory (EEPROM). Its on-board precision output amplifier allows it to achieve rail-to-rail analog output swing.

The DAC input codes, device configuration bits, and  $I^2C$  address bits are programmable to the non-volatile memory (EEPROM) by using  $I^2C$  serial interface commands. The non-volatile memory feature enables the DAC device to hold the DAC input codes during power-off time, allowing the DAC outputs to be available immediately after power-up with the saved settings. This feature is very useful when the DAC device is used as a supporting device for other devices in applications network.

The MCP4728 device has a high precision internal voltage reference ( $V_{REF} = 2.048V$ ). The user can select the internal reference or external reference ( $V_{DD}$ ) for each channel individually.

Each channel can be operated in normal mode or power-down mode individually by setting the configuration register bits. In power-down mode, most of the internal circuits in the powered down channel are turned off for power-savings and the output amplifier can be configured to present a known low, medium, or high resistance output load.


The MCP4728 device includes a Power-On-Reset (POR) circuit to ensure reliable power-up and an on-board charge pump for the EEPROM programming voltage.

The MCP4728 has a two-wire  $I^2C$  compatible serial interface for standard (100 kHz), fast (400 kHz), or high speed (3.4 MHz) mode.


The MCP4728 DAC is an ideal device for applications requiring design simplicity with high precision, and for applications requiring the DAC device settings to be saved during power-off time.

The MCP4728 device is available in a 10-lead MSOP package and operates from a single 2.7V to 5.5V supply voltage.

## Package Type



## **Functional Block Diagram**



## 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings†

V <sub>DD</sub> 6.5V	
All inputs and outputs w.r.t $V_{SS}$ –0.3V to $V_{DD}$ +0.3V	
Current at Input Pins±2 mA	
Current at Supply Pins±110 mA	
Current at Output Pins±25 mA	
Storage Temperature65°C to +150°C	
Ambient Temp. with Power Applied55°C to +125°C	
ESD protection on all pins $\geq$ 4 kV HBM, $\geq$ 400V MM	
Maximum Junction Temperature (T <sub>J</sub> )+150°C	

## **ELECTRICAL CHARACTERISTICS**

<sup>†</sup> Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability

<b>Electrical Specifications:</b> Unless otherwise indicated, all parameters apply at $V_{DD} = +2.7V$ to 5.5V, $V_{SS} = 0V$ ,
$R_{\rm c} = 5  k_{\rm c} C_{\rm c} = 100  \text{pc}$ $G_{\rm v} = 1  T_{\rm c} = -40^{\circ} \text{C}$ to $\pm 125^{\circ} \text{C}$ . Typical values are at $\pm 25^{\circ} \text{C}$ . $V_{\rm w} = V_{\rm co}$ .

Parameter	Symbol	Min	Typical	Max	Units	Conditions
Power Requirements						
Operating Voltage	V <sub>DD</sub>	2.7		5.5	V	
Supply Current with External Reference	I <sub>DD_EXT</sub>		800	1400	μA	$V_{REF} = V_{DD}, V_{DD} = 5.5V$ All 4 channels are in normal mode.
(V <sub>REF</sub> = V <sub>DD</sub> ) (Note 1)			600	_	μA	3 channels are in normal mode, 1 channel is powered down.
			400	—	μA	2 channels are in normal mode, 2 channel are powered down.
			200	—	μA	1 channel is in normal mode, 3 channels are powered down.
Power-Down Current with- External Reference	I <sub>PD_EXT</sub>		40	—	nA	All 4 channels are powered down. ( $V_{REF} = V_{DD}$ )
Supply Current with Internal Reference (V <sub>REF</sub> = Internal)	I <sub>DD_INT</sub>	—	800	1400	μA	$V_{REF}$ = Internal Reference $V_{DD}$ = 5.5V All 4 channels are in normal mode.
(Note 1)		_	600	—	μA	3 channels are in normal mode, 1 channel is powered down.
			400	—	μA	2 channels are in normal mode, 2 channels are powered down.
			200	_	μA	1 channel is in normal mode, 3 channels are powered down.
Power-Down Current with Internal Reference	I <sub>PD_INT</sub>		45	60	μA	All 4 channels are powered down. V <sub>REF</sub> = Internal Reference

**Note 1:** All digital input pins (SDA, SCL, <u>LDAC</u>) are tied to "High", Output pins are unloaded, code = 0x000.

- 2: The power-up ramp rate measures the rise of V<sub>DD</sub> over time.
- 3: This parameter is ensured by design and not 100% tested.
- 4: This parameter is ensured by characterization and not 100% tested.
- 5: Test code range: 100 4000 codes,  $V_{REF} = V_{DD}$ ,  $V_{DD} = 5.5V$ .
- 6: Time delay to settle to a new reference when switching from external to internal reference or vice versa.
- 7: This parameter is indirectly tested by Offset and Gain error testing.
- 8: Within 1/2 LSB of the final value when code changes from 1/4 of to 3/4 of full scale.
- **9:** This time delay is measured from the falling edge of ACK pulse in I<sup>2</sup>C command to the beginning of V<sub>OUT</sub>. This time delay is not included in the output settling time specification.

## ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Unless otherwise indicated, all parameters apply at  $V_{DD} = +2.7V$  to 5.5V,  $V_{SS} = 0V$ ,  $R_L = 5 k\Omega$ ,  $C_L = 100 \text{ pF}$ ,  $G_X = 1$ ,  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Typical values are at  $+25^{\circ}\text{C}$ ,  $V_{IH} = V_{DD}$ ,  $V_{IL} = V_{SS}$ .

Parameter	Symbol	Min	Typical	Max	Units	Conditions
Power-On-Reset Threshold Voltage	V <sub>POR</sub>	—	2.2		V	All circuits including EEPROM are ready to operate.
Power-Up Ramp Rate	V <sub>RAMP</sub>	1			V/s	Note 2, Note 4
DC Accuracy						
Resolution	n	12	—	—	Bits	Code Change: 000h to FFFh
INL Error	INL	_	±2	±13	LSB	(Note 5)
DNL Error	DNL	-0.75	±0.2	±0.75	LSB	(Note 5)
Offset Error	V <sub>OS</sub>	_	5	20	mV	Code = 000h See Figure 2-24
Offset Error Drift	∆V <sub>OS</sub> /°C	_	±0.16	_	ppm/°C	-45°C to +25°C
		_	±0.44	_	ppm/°C	+25°C to +125°C
Gain Error	G <sub>E</sub>	-1.25	0.4	+1.25	% of FSR	Code = FFFh, Offset error is not included. Typical value is at room temperature See Figure 2-25
Gain Error Drift	∆G <sub>E</sub> /°C		-3	_	ppm/°C	
Internal Voltage Reference	e (V <sub>REF</sub> ), (No	ote 3)				
Internal Voltage Reference	V <sub>REF</sub>	2.007	2.048	2.089	V	
Temperature Coefficient	$\Delta V_{REF} / C$	_	125 0.25	_	ppm/°C LSB/°C	-40 to 0°C -40 to 0°C
		_	45 0.09		ppm/°C LSB/°C	0 to +125°C 0 to +125°C
Reference Output Noise	E <sub>NREF</sub>	_	290	_	μV <sub>p-p</sub>	Code = FFFh, 0.1 - 10 Hz, G <sub>x</sub> =1
Output Noise Density	e <sub>NREF</sub>	_	1.2	_		Code = FFFh, 1 kHz, G <sub>x</sub> =1
		—	1.0	_	μŴ/Hz	Code = FFFh, 10 kHz, G <sub>x</sub> =1
1/f Corner Frequency	f <sub>CORNER</sub>	—	400	_	Hz	
Analog Output (Output A						
Output Voltage Swing	V <sub>OUT</sub>	_	FSR		V	(Note 7)
Full Scale Range (Note 7)	FSR	—	V <sub>DD</sub>	_	V	$V_{REF} = V_{DD}$ FSR = from 0.0V to $V_{DD}$
			V <sub>REF</sub>	_	V	V <sub>REF</sub> = Internal, G <sub>x</sub> =1, FSR = from 0.0 V to V <sub>REF</sub>
		—	2 * V <sub>REF</sub>	_	V	$V_{REF}$ = Internal, $G_x$ =2, FSR = from 0.0V to 2*V <sub>REF</sub>

**Note 1:** All digital input pins (SDA, SCL, <u>LDAC</u>) are tied to "High", Output pins are unloaded, code = 0x000.

- **2:** The power-up ramp rate measures the rise of V<sub>DD</sub> over time.
- 3: This parameter is ensured by design and not 100% tested.
- 4: This parameter is ensured by characterization and not 100% tested.
- 5: Test code range: 100 4000 codes,  $V_{REF} = V_{DD}$ ,  $V_{DD} = 5.5V$ .
- 6: Time delay to settle to a new reference when switching from external to internal reference or vice versa.
- 7: This parameter is indirectly tested by Offset and Gain error testing.
- 8: Within 1/2 LSB of the final value when code changes from 1/4 of to 3/4 of full scale.
- **9:** This time delay is measured from the falling edge of ACK pulse in I<sup>2</sup>C command to the beginning of V<sub>OUT</sub>. This time delay is not included in the output settling time specification.

## **ELECTRICAL CHARACTERISTICS (CONTINUED)**

Electrical Specifications: $R_L = 5 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ , $G_X$	Unless other = 1, T <sub>A</sub> = -40	rwise indi 0°C to +12	cated, all pa 25°C. Typic	arameters al values	apply at \ are at +25	$V_{DD} = + 2.7V \text{ to } 5.5V, V_{SS} = 0V,$ $V^{\circ}C, V_{IH} = V_{DD}, V_{IL} = V_{SS}.$
Parameter	Symbol	Min	Typical	Max	Units	Conditions
Output Voltage Settling Time	T <sub>SETTLING</sub>	_	6	_	μs	(Note 8)
Analog Output Time Delay from Power-Down Mode	Td <sub>ExPD</sub>	—	4.5	—	μs	V <sub>DD</sub> = 5V, (Note 4), (Note 9)
Time delay to settle to new reference	Td <sub>REF</sub>	—	26	—	μs	From External to Internal Reference
(Note 4)		—	44	—	μs	From Internal to External Reference
Power Supply Rejection	PSRR	_	-57	_	dB	V <sub>DD</sub> = 5V± 10%, V <sub>REF</sub> = Internal
Capacitive Load Stability	CL		—	1000	pF	$R_L = 5 k\Omega$ , No Oscillation, (Note 4)
Slew Rate	SR	_	0.55	_	V/µs	
Phase Margin	Рм	—	66	_	Degree (°)	$C_L = 400 \text{ pF}, R_L = \infty$
Short Circuit Current	I <sub>SC</sub>		15	24	mA	$V_{DD} = 5V$ , All $V_{OUT}$ Pins = Grounded. Tested at room temperature.
Short Circuit Current Duration	T <sub>SC_DUR</sub>	_	Infinite	—	hours	(Note 4)
DC Output Impedance	R <sub>OUT</sub>	_	1	_	Ω	Normal mode
(Note 4)		—	1	—	kΩ	Power-Down Mode 1 (PD1:PD0 = 0:1), V <sub>OUT</sub> to V <sub>SS</sub>
		_	100	_	kΩ	Power-Down Mode 2 (PD1:PD0 = 1:0), V <sub>OUT</sub> to V <sub>SS</sub>
		_	500	_	kΩ	Power-Down Mode 3 (PD1:PD0 = 1:1), V <sub>OUT</sub> to V <sub>SS</sub>
Dynamic Performance (No	ote 4)					
Major Code Transition Glitch			45		nV-s	1 LSB code change around major carry (from 7FFh to 800h)
Digital Feedthrough		_	<10	_	nV-s	
Analog Crosstalk			<10		nV-s	
DAC-to-DAC Crosstalk		_	<10	_	nV-s	
Digital Interface			<u> </u>		·	•
Output Low Voltage	V <sub>OL</sub>		—	0.4	V	$I_{OL} = 3 \text{ mA}$ SDA and RDY/BSY pins

**Note 1:** All digital input pins (SDA, SCL,  $\overline{\text{LDAC}}$ ) are tied to "High", Output pins are unloaded, code = 0x000.

2: The power-up ramp rate measures the rise of V<sub>DD</sub> over time.

**3:** This parameter is ensured by design and not 100% tested.

4: This parameter is ensured by characterization and not 100% tested.

5: Test code range: 100 - 4000 codes,  $V_{REF} = V_{DD}$ ,  $V_{DD} = 5.5V$ .

6: Time delay to settle to a new reference when switching from external to internal reference or vice versa.

- 7: This parameter is indirectly tested by Offset and Gain error testing.
- 8: Within 1/2 LSB of the final value when code changes from 1/4 of to 3/4 of full scale.
- **9:** This time delay is measured from the falling edge of ACK pulse in I<sup>2</sup>C command to the beginning of V<sub>OUT</sub>. This time delay is not included in the output settling time specification.


## ELECTRICAL CHARACTERISTICS (CONTINUED)


**Electrical Specifications:** Unless otherwise indicated, all parameters apply at  $V_{DD} = + 2.7V$  to 5.5V,  $V_{SS} = 0V$ ,  $R_L = 5 k\Omega$ ,  $C_L = 100 \text{ pF}$ ,  $G_X = 1$ ,  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Typical values are at  $+25^{\circ}\text{C}$ ,  $V_{IH} = V_{DD}$ ,  $V_{IL} = V_{SS}$ .


Parameter	Symbol	Min	Typical	Max	Units	Conditions
Schmitt Trigger Low Input	V <sub>IL</sub>	—	—	0.3V <sub>DD</sub>	V	V <sub>DD</sub> > 2.7V <u>.</u> SDA, SCL, LDAC pins
Threshold Voltage		—	-	0.2V <sub>DD</sub>	V	$V_{DD} \le 2.7V.$ SDA, SCL, LDAC pins
Schmitt Trigger High Input Threshold Voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>	_	_	V	SDA, SCL, LDAC pins
Input Leakage	Ι <sub>LI</sub>	—	—	±1	μA	$SCL = SDA = \overline{LDAC} = V_{DD,}$ $SCL = SDA = \overline{LDAC} = V_{SS}$
Pin Capacitance	C <sub>PIN</sub>	—	—	3	pF	(Note 4)
EEPROM						
EEPROM Write Time	TWRITE		25	50	ms	EEPROM write time
Data Retention		—	200		Years	At +25°C, <b>(Note 3)</b>
LDAC Input						
LDAC Low Time	TLDAC	210	—		ns	Updates analog outputs (Note 3)

**Note 1:** All digital input pins (SDA, SCL,  $\overline{\text{LDAC}}$ ) are tied to "High", Output pins are unloaded, code = 0x000.

- 2: The power-up ramp rate measures the rise of V<sub>DD</sub> over time.
- 3: This parameter is ensured by design and not 100% tested.
- 4: This parameter is ensured by characterization and not 100% tested.
- **5**: Test code range: 100 4000 codes,  $V_{REF} = V_{DD}$ ,  $V_{DD} = 5.5V$ .
- 6: Time delay to settle to a new reference when switching from external to internal reference or vice versa.
- 7: This parameter is indirectly tested by Offset and Gain error testing.
- 8: Within 1/2 LSB of the final value when code changes from 1/4 of to 3/4 of full scale.
- **9:** This time delay is measured from the falling edge of ACK pulse in I<sup>2</sup>C command to the beginning of V<sub>OUT</sub>. This time delay is not included in the output settling time specification.









LDAC Pin Timing vs. V<sub>OUT</sub> Update.

## I<sup>2</sup>C SERIAL TIMING SPECIFICATIONS

	ndard and Fast h Speed Mode:	Mode: V <sub>DD</sub> =	+2.7V to +5	.5V		
Parameters	Sym	Min	Тур	Мах	Units	Conditions
Clock Frequency	f <sub>SCL</sub>	0	—	100	kHz	Standard Mode C <sub>b</sub> = 400 pF, 2.7V - 5.5V
		0	_	400	kHz	Fast Mode C <sub>b</sub> = 400 pF, 2.7V - 5.5V
		0	_	1.7	MHz	High Speed Mode 1.7 C <sub>b</sub> = 400 pF, 4.5V - 5.5V
		0		3.4	MHz	High Speed Mode 3.4 $C_b = 100 \text{ pF}, 4.5 \text{V} - 5.5 \text{V}$
Bus Capacitive Loading	Cb	—	—	400	pF	Standard Mode 2.7V - 5.5V
		_	_	400	pF	Fast Mode 2.7V - 5.5V
			_	400	pF	High Speed Mode 1.7 4.5V - 5.5V
		—	—	100	pF	High Speed Mode 3.4 4.5V - 5.5V
Start Condition Setup Time (Start, Repeated Start)	T <sub>SU:STA</sub>	4700		—	ns	Standard Mode
		600	—	—	ns	Fast Mode
		160	—	—	ns	High Speed Mode 1.7
		160	—	—	ns	High Speed Mode 3.4
Start Condition Hold Time	T <sub>HD:STA</sub>	4000		—	ns	Standard Mode
		600	—	—	ns	Fast Mode
		160	—	—	ns	High Speed Mode 1.7
		160	—	—	ns	High Speed Mode 3.4
Stop Condition Setup Time	T <sub>SU:STO</sub>	4000		_	ns	Standard Mode
Stop Condition Setup Time		600	—	_	ns	Fast Mode
		160	—	—	ns	High Speed Mode 1.7
		160		_	ns	High Speed Mode 3.4
Clock High Time	THIGH	4000		—	ns	Standard Mode
		600		—	ns	Fast Mode
		120		—	ns	High Speed Mode 1.7
		60	<u> </u>		ns	High Speed Mode 3.4
Clock Low Time	TLOW	4700	<u> </u>		ns	Standard Mode
		1300	-	—	ns	Fast Mode
		320	<u> </u>		ns	High Speed Mode 1.7
	[	160	_		ns	High Speed Mode 3.4

**Note 1:** This parameter is ensured by characterization and is not 100% tested.

2: After a Repeated Start condition or an Acknowledge bit.

If this parameter is too short, it can create an unintentional Start or Stop condition to other devices on the I<sup>2</sup>C bus line. If this parameter is too long, the Data Input Setup (T<sub>SU:DAT</sub>) or Clock Low time (T<sub>LOW</sub>) can be affected.
 Data Input: This parameter must be longer than t<sub>SP</sub>.
 Data Output: This parameter is characterized, and tested indirectly by testing T<sub>AA</sub> parameter.

4: This specification is not a part of the I<sup>2</sup>C specification. This specification is equivalent to the Data Hold Time ( $T_{HD:DAT}$ ) plus SDA Fall (or rise) time:  $T_{AA} = T_{HD:DAT} + T_{FSDA}$  (OR  $T_{RSDA}$ ).

5: Time between Start and Stop conditions.

## I<sup>2</sup>C SERIAL TIMING SPECIFICATIONS (CONTINUED)

Electrical Specifications: Unlease Stand High	dard and Fas	specified, all lin at Mode: V <sub>DD</sub> = - e: V <sub>DD</sub> = +4.5V t	+2.7V to +5		40 to +12	5°C, V <sub>SS</sub> = 0V,	
Parameters	Sym	Min	Тур	Мах	Units	Conditions	
SCL Rise Time	T <sub>RSCL</sub>	—	_	1000	ns	Standard Mode	
(Note 1)		20 + 0.1Cb		300	ns	Fast Mode	
		20	_	80	ns	High Speed Mode 1.7	
		20	_	160	ns	High Speed Mode 1.7 (Note 2)	
		10	_	40	ns	High Speed Mode 3.4	
		10	_	80	ns	High Speed Mode 3.4 (Note 2)	
SDA Rise Time	T <sub>RSDA</sub>		_	1000	ns	Standard Mode	
(Note 1)		20 + 0.1Cb		300	ns	Fast Mode	
		20		80	ns	High Speed Mode 1.7	
		10	_	40	ns	High Speed Mode 3.4	
SCL Fall Time	TFSCL		_	300	ns	Standard Mode	
(Note 1)		20 + 0.1Cb		300	ns	Fast Mode	
		20	_	160	ns	High Speed Mode 1.7	
		10	_	80	ns	High Speed Mode 3.4	
SDA Fall Time	T <sub>FSDA</sub>		_	300	ns	Standard Mode	
(Note 1)		20 + 0.1Cb	_	300	ns	Fast Mode	
		20	_	160	ns	High Speed Mode 1.7	
		10	_	80	ns	High Speed Mode 3.4	
Data Input Setup Time	T <sub>SU:DAT</sub>	250	_	_	ns	Standard Mode	
		100 — — ns F		Fast Mode			
	20            10            10            20+0.1Cb            20            10            20            10            10            10            100            100            100            10            10            10            0            0            0		_	ns	High Speed Mode 1.7		
		10	_	_	ns	High Speed Mode 3.4	
Data Hold Time	THD:DAT	0		3450	ns	Standard Mode	
(Input, Output)		0	_	900	ns	Fast Mode	
(Note 3)		0	_	70	ns	High Speed Mode 1.7	
		0	_	150	ns	High Speed Mode 3.4	
Output Valid from Clock	T <sub>AA</sub>	0		3750	ns	Standard Mode	
(Note 4)	,,,,	0	_	1200	ns	Fast Mode	
		0	_	150	ns	High Speed Mode 1.7	
		0	_	310	ns	High Speed Mode 3.4	
Bus Free Time	T <sub>BUF</sub>	4700	_	_	ns	Standard Mode	
(Note 5)	201	1300	_	_	ns	Fast Mode	
			_	_	ns	High Speed Mode 1.7	
		_	_	<u> </u>	ns	High Speed Mode 3.4	
Input Filter Spike Suppression	T <sub>SP</sub>			<u> </u>	ns	Standard Mode, (Not Applicable)	
(SDA and SCL)	0,	_	50	<u> </u>	ns	Fast Mode	
(Not Tested)		_	10	_	ns	High Speed Mode 1.7	
			10	_	ns	High Speed Mode 3.4	

Note 1: This parameter is ensured by characterization and is not 100% tested.

2: After a Repeated Start condition or an Acknowledge bit.

If this parameter is too short, it can create an unintentional Start or Stop condition to other devices on the I<sup>2</sup>C bus line. If this parameter is too long, the Data Input Setup (T<sub>SU:DAT</sub>) or Clock Low time (T<sub>LOW</sub>) can be affected.
 Data Input: This parameter must be longer than t<sub>SP</sub>
 Data Output: This parameter is characterized, and tested indirectly by testing T<sub>AA</sub> parameter.

4: This specification is not a part of the  $l^2C$  specification. This specification is equivalent to the Data Hold Time ( $\tau_{HD:DAT}$ )

plus SDA Fall (or rise) time:  $T_{AA} = T_{HD:DAT} + T_{FSDA}$  (OR  $T_{RSDA}$ ).

**5:** Time between Start and Stop conditions.

## **TEMPERATURE CHARACTERISTICS**

<b>Electrical Specifications:</b> Unless otherwise indicated, $V_{DD} = +2.7V$ to +5.5V, $V_{SS} = GND$ .													
Parameters	Symbol	Min	Conditions										
Temperature Ranges													
Specified Temperature Range	T <sub>A</sub>	-40	—	+125	°C								
Operating Temperature Range	T <sub>A</sub>	-40	—	+125	°C								
Storage Temperature Range	T <sub>A</sub>	-65	—	+150	°C								
Thermal Package Resistances													
Thermal Resistance, 10L-MSOP	$\theta_{JA}$	_	202	—	°C/W								

## 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.








FIGURE 2-1: INL vs. Code  $(T_A = +25^{\circ}C)$ .











FIGURE 2-4:

DNL vs. Code  $(T_A = +25^{\circ}C)$ .









INL vs. Code  $(T_A = +25^{\circ}C)$ .




FIGURE 2-8:

INL vs. Code ( $T_A = +25^{\circ}C$ ).






FIGURE 2-9: INL vs. Code and Temperature.





**FIGURE 2-11:** DNL vs. Code ( $T_A = +25^{\circ}C$ ).






FIGURE 2-12: DNL vs. Code and Temperature.








FIGURE 2-14: INL vs. Code and Temperature.




FIGURE 2-15: INL vs. Code and Temperature.




FIGURE 2-16: DNL vs. Code an Temperature.




FIGURE 2-17: DNL vs. Code and Temperature.








FIGURE 2-18:DNL vs. Code andTemperature.







**FIGURE 2-20:** Full Scale Error vs. Temperature (Code = FFFh,  $V_{RFF}$  = Internal).



**FIGURE 2-21:** Full Scale Error vs. Temperature (Code = FFFh,  $V_{REF} = V_{DD}$ ).





FIGURE 2-22: DNL vs. Code and Temperature.



**FIGURE 2-23:** Zero Scale Error vs. Temperature (Code = 000h, V<sub>REF</sub> = Internal).







FIGURE 2-24: Offset Error (Zero Scale Error).




**FIGURE 2-25:** Absolute DAC Output Error  $(V_{DD} = 5.5V)$ .




**FIGURE 2-26:** Full Scale Settling Time  $(V_{REF} = V_{DD}, V_{DD} = 5V, UDAC = 1, Code Change: 000h to FFFh).$ 



**FIGURE 2-27:** Half <u>Scale</u> Settling Time  $(V_{REF} = V_{DD}, V_{DD} = 5V, UDAC = 1, Code Change: 000h to 7FFh).$ 



**FIGURE 2-28:** Full Scale Settling Time  $(V_{REF} = Internal, V_{DD} = 5V, UDAC = 1, Gain = x1, Code Change: 000h to FFFh).$ 



**FIGURE 2-29:** Full Scale Settling Time  $(V_{REF} = V_{DD}, V_{DD} = 5V, UDAC = 1, Code Change: FFFh to 000h ).$ 







FIGURE 2-30:HalfScaleSettlingTime $(V_{REF} = V_{DD}, V_{DD} = 5V, UDAC = 1,$ CodeChange:7FFh to 000h).




**FIGURE 2-31:** Full Scale Settling Time  $(V_{REF} = Internal, V_{DD} = 5V, UDAC = 1, Gain = x1, Code Change: FFFh to 000h).$ 




**FIGURE 2-32:** Half Scale Settling Time  $(V_{REF} = Internal, V_{DD} = 5V, UDAC = 1, Gain = x1, Code Change: 000h to 7FFh).$ 




**FIGURE 2-33:** Exiting Power Down Mode (Code : FFFh,  $V_{REF}$  = Internal,  $V_{DD}$  = 5V, Gain = x1, for all Channels.).



**FIGURE 2-34:** Entering Power Down Mode (Code : FFFh,  $V_{REF}$  = Internal,  $V_{DD}$  = 5V, Gain = x1, PD1 = PD0 = 1, No External Load).



**FIGURE 2-35:** Half Scale Settling Time  $(V_{REF} = Internal, V_{DD} = 5V, UDAC = 1, Gain = x1, Code Change: 7FFh to 000h).$ 



**FIGURE 2-36:** Exiting Power Down Mode (Code : FFFh,  $V_{REF} = V_{DD}$ ,  $V_{DD} = 5V$ , for all Channels).







FIGURE 2-37:Entering Power Down Mode(Code : FFFh,  $V_{REF} = V_{DD}$ ,  $V_{DD} = 5V$ ,PD1 = PD0 = 1, No External Load).




**FIGURE 2-38:**  $V_{OUT}$  Time Delay when  $V_{REF}$  changes from Internal Reference to  $V_{DD}$ .




**FIGURE 2-39:**  $V_{OUT}$  Time Delay when  $V_{REF}$  changes from  $V_{DD}$  to Internal Reference.



**FIGURE 2-40:** Channel Cross Talk  $(V_{REF} = V_{DD}, V_{DD} = 5V).$ 



**FIGURE 2-41:** Code Change Glitch  $(V_{REF} = External, V_{DD} = 5V, No External Load), Code Change: 800h to 7FFh.$ 



**FIGURE 2-42:** Code Change Glitch  $(V_{REF} = Internal, V_{DD} = 5V, Gain = 1, No External Load), Code Change: 800h to 7FFh.$ 







FIGURE 2-43:







**FIGURE 2-44:**  $I_{DD}$  vs. Temperature ( $V_{REF} = VDD$ ,  $V_{DD} = 5V$ , Code = FFFh).




**FIGURE 2-45:**  $I_{DD}$  vs. Temperature  $(V_{REF} = V_{DD}, V_{DD} = 2.7V, Code = FFFh).$ 




**FIGURE 2-46:**  $I_{DD}$  vs. Temperature ( $V_{REF} = V_{DD}$ , All channels are in Normal Mode, Code = FFFh).




**FIGURE 2-47:**  $I_{DD}$  vs. Temperature ( $V_{REF}$  = Internal,  $V_{REF}$  = 5V, Code = FFFh).




**FIGURE 2-48:**  $I_{DD}$  vs. Temperature  $(V_{REF} = Internal, V_{DD} = 2.7V, Code = FFFh).$ 




**FIGURE 2-49:**  $I_{DD}$  vs. Temperature ( $V_{REF}$  = Internal, All Channels are in Normal Mode, Code = FFFh).



**FIGURE 2-50:**  $I_{DD}$  vs. Temperature  $(V_{REF} = Internal, All Channels are in Powered Down).$ 



**FIGURE 2-51:** Source Current Capability  $(V_{REF} = V_{DD}, Code = FFFh).$ 



**FIGURE 2-52:** Sink Current Capability  $(V_{REF} = V_{DD}, Code = 000h).$ 

NOTES:

## 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

Pin No.	Name	Pin Type	Function
1	V <sub>DD</sub>	Р	Supply Voltage
2	SCL	OI	I <sup>2</sup> C Serial Clock Input. (Note 1)
3	SDA	OI/OO	I <sup>2</sup> C Serial Data Input and Output. (Note 1)
4	LDAC	ST	This pin is used for two purposes: (a) Synchronization Input. It is used to transfer the contents of the DAC input registers to the output registers ( $V_{OUT}$ ). (b) Select the device for reading and writing I <sup>2</sup> C address bits. (Note 2)
5	RDY/BSY	00	This pin is a status indicator of EEPROM programming activity. An external pull-up resistor (about 100 k $\Omega$ ) is needed from RDY/BSY pin to V <sub>DD</sub> line. (Note 1)
6	V <sub>OUT</sub> A	AO	Buffered analog voltage output of channel A. The output amplifier has rail-to-rail operation.
7	V <sub>OUT</sub> B	AO	Buffered analog voltage output of channel B. The output amplifier has rail-to-rail operation.
8	V <sub>OUT</sub> C	AO	Buffered analog voltage output of channel C. The output amplifier has rail-to-rail operation.
9	V <sub>OUT</sub> D	AO	Buffered analog voltage output of channel D. The output amplifier has rail-to-rail operation.
10	V <sub>SS</sub>	Р	Ground reference.

### TABLE 3-1: PIN FUNCTION TABLE

**Legend:** P = Power, OI = Open-Drain Input, OO = Open-Drain Output, ST = Schmitt Trigger Input Buffer, AO = Analog Output

Note 1: This pin needs an external pull-up resistor from V<sub>DD</sub> line. Leave this pin float if it is not used.

2: This pin can be driven by MCU.

## 3.1 Analog Output Voltage Pins (V<sub>OUT</sub>A, V<sub>OUT</sub>B, V<sub>OUT</sub>C, V<sub>OUT</sub>D)

The device has four analog voltage output (V<sub>OUT</sub>) pins. Each output is driven by its own output buffer with a gain of 1 or 2 depending on the gain and V<sub>REF</sub> selection bit settings. In normal mode, the DC impedance of the output pin is about 1 $\Omega$ . In Power-Down mode, the output pin is internally connected to 1 k $\Omega$ , 100 k $\Omega$ , or 500 k $\Omega$ , depending on the Power-Down selection bit settings.

The V<sub>OUT</sub> pin can drive up to 1000 pF of capacitive load. It is recommended to use a load with R<sub>L</sub> greater than 5 k $\Omega$ .

## 3.2 Supply Voltage Pins (V<sub>DD</sub>, V<sub>SS</sub>)

 $V_{DD}$  is the power supply pin for the device. The voltage at the  $V_{DD}$  pin is used as the power supply input as well as the DAC external reference. The power supply at the  $V_{DD}$  pin should be as clean as possible for a good DAC performance.

It is recommended to use an appropriate bypass capacitor of about 0.1  $\mu F$  (ceramic) to ground. An additional 10  $\mu F$  capacitor (tantalum) in parallel is also recommended to further attenuate high frequency noise present in application boards. The supply voltage (V<sub>DD</sub>) must be maintained in the 2.7V to 5.5V range for specified operation.

 $V_{SS}$  is the ground pin and the current return path of the device. The user must connect the  $V_{SS}$  pin to a ground plane through a low impedance connection. If an analog ground path is available in the application PCB (printed circuit board), it is highly recommended that the  $V_{SS}$  pin be tied to the analog ground path or isolated within an analog ground plane of the circuit board.

### 3.3 Serial Data Pin (SDA)

SDA is the serial data pin of the  $I^2C$  interface. The SDA pin is used to write or read the DAC register and EEPROM data. Except for start and stop conditions, the data on the SDA pin must be stable during the high duration of the clock pulse. The High or Low state of the SDA pin can only change when the clock signal on the SCL pin is Low.

The SDA pin is an open-drain N-channel driver. Therefore, it needs a pull-up resistor from the  $V_{\text{DD}}$  line to the SDA pin.

Refer to **Section 5.0** "I<sup>2</sup>C **Serial Interface Communications**" for more details on the I<sup>2</sup>C Serial Interface communication.

## 3.4 Serial Clock Pin (SCL)

SCL is the serial clock pin of the I<sup>2</sup>C interface. The MCP4728 device acts only as a slave and the SCL pin accepts only external input serial clocks. The input data from the Master device is shifted into the SDA pin on the rising edges of the SCL clock and output from the MCP4728 occurs at the falling edges of the SCL clock.

The SCL pin is an open-drain N-channel driver. Therefore, it needs a pull-up resistor from the  $V_{DD}$  line to the SCL pin.

Refer to **Section 5.0** "I<sup>2</sup>C **Serial Interface Communications**" for more details on I<sup>2</sup>C Serial Interface communication.

Typical range of the pull-up resistor value for SCL and SDA is from 5 k $\Omega$  to 10 k $\Omega$  for standard (100 kHz) and fast (400 kHz) modes, and less than 1 k $\Omega$  for high speed mode (3.4 MHz).

## 3.5 LDAC Pin

This pin can be driven by an external control device such as an MCU I/O pin. This pin is used (a) to transfer the contents of the input registers to their corresponding DAC output registers and (b) to select a device of interest when reading or writing I<sup>2</sup>C address bits. See Section 5.4.4 "General call Read Address Bits" and Section 5.6.8 "Write Command: Write I2C Address bits (C2=0, C1=1, C0=1)" for more details on the reading and writing the device I<sup>2</sup>C address bits, respectively.

When the logic status of the LDAC pin changes from "High" to "Low", the contents of all input registers (Channels A - D) are transferred to their corresponding output registers and all analog voltage outputs are updated simultaneously.

If this pin is permanently tied to "Low", the content of the input register is transferred to its output register ( $V_{OUT}$ ) immediately at the last input data byte's acknowledge pulse.

The user can also use the UDAC bit instead. However, the UDAC bit updates a selected channel only. See **Section 4.8 "Out<u>put</u> Voltage Update**" for more information on the LDAC pin and UDAC bit functions.

## 3.6 RDY/BSY Status Indicator Pin

This pin is a status indicator of EEPROM programming activity. This pin is "High" when the EEPROM has no programming activity and "Low" when the EEPROM is in programming mode. It goes "High" when the EEPROM program is completed.

The RDY/BSY pin is an open-drain N-channel driver. Therefore, it needs a pull-up resistor (about 100 k $\Omega$ ) from the V<sub>DD</sub> line to the RDY/BSY pin. Leave this pin float if it is not used.

## 4.0 THEORY OF DEVICE OPERATION

The MCP4728 device is a 12-bit 4-channel buffered voltage output DAC with non-volatile memory (EEPROM). The user can program the EEPROM with  $I^2C$  address bits, configuration and DAC input data of each channel. The device has an internal charge pump circuit to provide the programming voltage of the EEPROM.

When the device is first powered-up, it automatically loads the stored data in its EEPROM to the DAC input and output registers, and provides analog outputs with the saved settings immediately. This event does not require an LDAC or UDAC bit condition. After the device is powered-up, the user can update the input registers using I<sup>2</sup>C write commands. The analog outputs can be updated with new register values if the LDAC pin or UDAC bit is low. The DAC output of each channel is buffered with a low power and precision output amplifier. This amplifier provides a rail-to-rail output with low offset voltage and low noise.

The device uses a resistor string architecture. The resistor ladder DAC can be driven from  $V_{DD}$  or internal  $V_{REF}$  depending on the reference selection. The user can select internal (2.048V) or external reference ( $V_{DD}$ ) for each DAC channel individually by software control. The  $V_{DD}$  is used as the external reference. Each channel is controlled and operated independently.

The device has a Power-Down mode feature. Most of the circuit in each powered down channel are turned off. Therefore, operating power can be saved significantly by putting any unused channel to the Power-Down mode.

## 4.1 Power-On-Reset (POR)

The device contains an internal Power-On-Reset (POR) circuit that monitors power supply voltage ( $V_{DD}$ ) during operation. This circuit ensures correct device start-up at system power-up and power-down events.

If the power supply voltage is less than the POR threshold ( $V_{POR} = 2V$ , typical), all circuits are disabled and there will be no analog output. When the  $V_{DD}$  increases above the  $V_{POR}$ , the device takes a reset state. During the reset period, each channel uploads all configuration and DAC input codes from EEPROM, and analog output ( $V_{OUT}$ ) will be available accordingly. This enables the device to return to the same state that it was at the last write to the EEPROM before it was powered off. The POR status is monitored by the POR status bit by using the I<sup>2</sup>C read command. See Figure 5-15 for the details of the POR status bit.

## 4.2 Reset Conditions

The device can be reset by two independent events: (a) by Power-On-Reset or (b) by I<sup>2</sup>C General Call Reset Command. Under the reset conditions, the device uploads the EEPROM data into both of the DAC input and output registers simultaneously. The analog output voltage of each channel is available immediately regardless of the LDAC and UDAC bit conditions.

The factory default settings for the EEPROM prior to the device shipment are shown in Table 4-2.

## 4.3 Output Amplifier

The DAC output is buffered with a low power precision amplifier. This amplifier provides low offset voltage and low noise, as well as rail-to-rail output.

The output amplifier can drive the resistive and high capacitive loads without oscillation. The amplifier can provide a maximum load current of 24 mA which is enough for most of programmable voltage reference applications. Refer to **Section 1.0 "Electrical Characteristics"** for the specifications of the output amplifier.

#### 4.3.1 PROGRAMMABLE GAIN BLOCK

The rail-to-rail output amplifier of each channel has configurable gain option. When the internal voltage reference is selected, the output amplifier gain has two selection options: gain of 1 or gain of 2.

When the external reference is selected ( $V_{REF} = V_{DD}$ ), the gain of 2 option is disabled, and only the gain of 1 is used by default.

#### 4.3.1.1 Resistive and Capacitive Loads

The analog output (V<sub>OUT</sub>) pin is capable of driving capacitive loads up to 1000 pF in parallel with 5 k $\Omega$  load resistance. Figure 2-43 shows the V<sub>OUT</sub> vs. Resistive Load.

#### 4.4 DAC Input Registers and Non-Volatile EEPROM Memory

Each channel has its own volatile DAC input register and EEPROM. The details of the input registers and EEPROM are shown in Table 4-1 and Table 4-2, respectively.

TABLE 4-1:	INPUT REGISTER MAP (VOLATILE)
------------	-------------------------------

					Config	guratio	DAC Input Data (12 bits)															
Bit Name	<u>RDY</u> /BSY	A2	A1	A0	VREF	DAC1	DAC0	PD1	PD0	Gx	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Bit Function	(Note 1) I <sup>2</sup> C Address Bits (Note 2)			Select S			Gain Select (Note 2)	(Note 2)														
CH. A																						
CH. B																						
CH. C																						
CH. D																						

**Note 1:** EEPROM write status indication bit (flag).

2: Loaded from EEPROM during power-up, or can be updated by the user.

#### TABLE 4-2: EEPROM MEMORY MAP AND FACTORY DEFAULT SETTINGS

		Configuration Bits					DAC Input Data (12 bits)												
Bit Name	A2	A1	A0	VREF	PD1	PD0	Gx	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Bit Function		Address Note 1		Ref. Select (Note 2)	Power Sel		Gain Select <b>(Note 3)</b>												
CH. A	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH. B				1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH. C				1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH. D				1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Note 1:** Device I<sup>2</sup>C address bits. The user can also specify these bits during the device ordering process. The factory default setting is "000". These bits can be reprogrammed by the user using the I<sup>2</sup>C Address Write command.

2: Voltage Reference Select: 0 = External V<sub>REF</sub> (V<sub>DD</sub>), 1 = Internal V<sub>REF</sub> (2.048V).

**3:** Gain Select: **0** = Gain of 1, **1** = Gain of 2.

Bit Name	Functions
RDY/BSY	This is a status indicator (flag) of EEPROM programming activity: 1 = EEPROM is not in programming mode 0 = EEPROM is in programming mode Note: RDY/BSY status can also be monitored at the RDY/BSY pin.
(A2, A1, A0)	Device I <sup>2</sup> C address bits. See Section 5.3 "MCP4728 Device Addressing" for more details.
V <sub>REF</sub>	Voltage Reference Selection bit: $0 = V_{DD}$ 1 = Internal voltage reference (2.048V) <b>Note:</b> Internal voltage reference circuit is turned off if all channels select external reference ( $V_{REF} = V_{DD}$ ).
DAC1, DAC0	DAC Channel Selection bits: 00 = Channel A 01 = Channel B 10 = Channel C 11 = Channel D
PD1, PD0	Power-Down selection bits: 00 = Normal Mode $01 = V_{OUT}$ is loaded with 1 k $\Omega$ resistor to ground. Most of the channel circuits are powered off. $10 = V_{OUT}$ is loaded with 100 k $\Omega$ resistor to ground. Most of the channel circuits are powered off. $11 = V_{OUT}$ is loaded with 500 k $\Omega$ resistor to ground. Most of the channel circuits are powered off. <b>Note:</b> See Table 4-7 and Figure 4-1 for more details.
G <sub>X</sub>	Gain selection bit: 0 = x1 (gain of 1) 1 = x2 (gain of 2) <b>Note:</b> Applicable only when internal V <sub>REF</sub> is selected. If V <sub>REF</sub> = V <sub>DD</sub> , the device uses a gain of 1 regardless of the gain selection bit setting.
UDAC	<ul> <li>DAC latch bit. Upload the selected DAC input register to its output register (V<sub>OUT</sub>):</li> <li>0 = Upload. Output (V<sub>OUT</sub>) is updated.</li> <li>1 = Do not upload.</li> <li>Note: UDAC bit affects the selected channel only.</li> </ul>

## TABLE 4-3: CONFIGURATION BITS

## 4.5 Voltage Reference

The device has a precision internal voltage reference which provides a nominal voltage of 2.048V. The user can select the internal voltage reference or V<sub>DD</sub> as the voltage reference source of each channel using the V<sub>REF</sub> configuration bit. The internal voltage reference circuit is turned off when all channels select V<sub>DD</sub> as their references. However, it stays turned on if any one of the channels selects the internal reference.

#### 4.6 LSB Size

The LSB is defined as the ideal voltage difference between two successive codes. LSB sizes of the MCP4728 device are shown in Table 4-4.

TABLE 4-4:	LSB SIZES	(EXAMPLE)
------------	-----------	-----------

V <sub>REF</sub>	Gain (G <sub>X</sub> ) Selection	LSB Size	Condition
Internal	x1	0.5 mV	2.048V/4096
V <sub>REF</sub> (2.048V)	x2	1 mV	4.096V/4096
V <sub>DD</sub>	x1	V <sub>DD</sub> /4096	(Note 1)

Note 1: LSB size varies with the  $V_{DD}$  range. When  $V_{REF} = V_{DD}$ , the device uses  $G_X = 1$  by default.  $G_X = 2$  option is ignored.

## 4.7 DAC Output Voltage

Each channel has an independent output associated with its own configuration bit settings and DAC input code. When the internal voltage reference is selected ( $V_{REF}$  = internal), it supplies the internal  $V_{REF}$  voltage to the resistor string DAC of the channel. When the external reference ( $V_{REF}$ = $V_{DD}$ ) is selected,  $V_{DD}$  is used for the channel's resistor string DAC.

The V<sub>DD</sub> needs to be as clean as possible for accurate DAC performance. When the V<sub>DD</sub> is selected as the voltage reference, any variation or noises on the V<sub>DD</sub> line can directly affect on the DAC output.

The analog output of each channel has a programmable gain block. The rail-to-rail output amplifier has a configurable gain of 1 or 2. But the gain of 2 is not applicable if  $V_{DD}$  is selected for the voltage reference. The formula for the analog output voltage is given in Equation 4-1 and Equation 4-2.

#### 4.7.1 OUTPUT VOLTAGE RANGE

The DAC output voltage range varies depending on the voltage reference selection.

- When the internal reference (V<sub>REF</sub>=2.048V) is selected:
  - V<sub>OUT</sub> = 0.000V to 2.048V \* 4095/4096 for Gain of 1
  - V<sub>OUT</sub> = 0.000V to 4.096V \* 4095/4096 for Gain of 2

- When the external reference (V<sub>REF</sub>=V<sub>DD</sub>) is selected:
  - $V_{OUT} = 0.000V$  to  $V_{DD}$

Note:	The gain selection bit is not applicable
	for $V_{REF} = V_{DD}$ . In this case, Gain of 1 is
	used regardless of the gain selection bit
	setting.

$$V_{OUT} = \frac{(V_{REF} \times D_n)}{4096} \ G_x \qquad \leq V_{DD}$$

Where:

 $V_{REF}$  = 2.048V for internal reference selection  $D_n$  = DAC input code

 $G_x = Gain Setting$ 

EQUATION 4-2: 
$$V_{OUT}$$
 FOR  $V_{REE} = V_{DD}$ 

$$V_{OUT} = \frac{(V_{DD} \times D_n)}{4096}$$
  
Where:  
D<sub>n</sub> = DAC input code

## 4.8 Output Voltage Update

The following events update the output registers  $(V_{\mbox{OUT}})$ :

- a. LDAC pin to "Low": Updates all DAC channels.
- b. UDAC bit to "Low": Updates a selected channel only.
- c. General Call Software Update Command: Updates all DAC channels.
- Power-On-Reset or General Call Reset command: Both input and output registers are updated with EEPROM data. All channels are affected.

## 4.8.1 LDAC PIN AND UDAC BIT

The user can use the  $\overline{\text{LDAC}}$  pin or  $\overline{\text{UDAC}}$  bit to upload the input DAC register to output DAC register (V<sub>OUT</sub>). However, the UDAC affects only the selected channel while the LDAC affects all channels. The UDAC bit is not used in the Fast Mode Writing.

Table 4-5 shows the output update vs. LDAC pin and UDAC bit conditions.

#### TABLE 4-5: LDAC AND UDAC CONDITIONS VS. OUTPUT UPDATE

LDAC Pin	UDAC Bit	DAC Output (V <sub>OUT</sub> )
0	0	Update all DAC channel outputs.
0	1	Update all DAC channel outputs.
1	0	Update a selected DAC channel output.
1	1	No update

## 4.9 Analog Output Vs. DAC Input Code

Table 4-6 shows an example of the DAC input data code vs. analog output. The MSB of the input data is always transmitted first and the format is unipolar binary.

TABLE 4-6:	DAC INPUT CODE VS. ANALOG OUTPUT	(V <sub>OUT</sub> )
------------	----------------------------------	---------------------

	V <sub>REF</sub>	= Internal (2.048 V)	V <sub>REF</sub> = V <sub>DD</sub>		
DAC Input Code	Gain Selection	Nominal Output Voltage (V) (See Note 1)	Gain Selection	Nominal Output Voltage (V)	
111111111111	x1	V <sub>REF</sub> - 1 LSB	Ignored	V <sub>DD</sub> - 1 LSB	
	x2	2*V <sub>REF</sub> - 1 LSB			
111111111110	x1	V <sub>REF</sub> - 2 LSB		V <sub>DD</sub> - 2 LSB	
	x2	2*V <sub>REF</sub> - 2 LSB			
00000000010	x1	2 LSB		2 LSB	
	x2	2 LSB			
000000000001	x1	1 LSB		1 LSB	
	x2	1 LSB			
0000000000000	x1	0		0	
	x2	0			

Note 1: (a) LSB with gain of 1 = 0.5 mV, and (b) LSB with gain of 2 = 1 mV.

#### 4.10 Normal and Power-Down Modes

Each channel has two modes of operation: (a) Normal mode where analog voltage is available and (b) Power-Down mode which turns off most of the internal circuits for power savings.

The user can select the operating mode of each channel individually by setting the Power-Down selection bits (PD1 and PD0). For example, the user can select normal mode for channel A while selecting power-down mode for all other channels.

See Section 5.6 "Write Commands for DAC Registers and EEPROM" for more details on the writing the power-down bits.

Most of the internal circuit in the powered down channel are turned off. However, the internal voltage reference circuit is not affected by the Power-Down mode. The internal voltage reference circuit is turned off only if all channels select external reference ( $V_{REF} = V_{DD}$ ).

#### **Device actions during Power-Down mode:**

- The powered down channel stays in a power saving condition by turning off most of its circuits
- No analog voltage output at the powered down channel
- The output (V<sub>OUT</sub>) pin of the powered down channel is switched to a known resistive load. The value of the resistive load is determined by the state of the Power-Down bits (PD1 and PD0). Table 4-7 shows the outcome of the Power-Down bit settings
- The contents of both the DAC registers and EEPROM are not changed
- Draws less than 40 nA (typical) when all four channels are powered down and V<sub>DD</sub> is selected as the voltage reference

## Circuits that are not affected during Power-Down Mode:

- The I<sup>2</sup>C serial interface circuits remain active in order to receive any command from the Master
- The internal voltage reference circuit stays turned-on if it is selected as reference by at least one channel

#### **Exiting Power-Down Mode:**

The device exits Power-Down mode immediately by the following commands:

- Any write command for normal mode. Only selected channel is affected
- I<sup>2</sup>C General Call Wake-Up Command. All channels are affected
- I<sup>2</sup>C General Call Reset Command. This is a conditional case. The device exits Power-Down mode depending on the Power-Down bit settings in EEPROM as the configuration bits and DAC input codes are uploaded from EEPROM. All channels are affected

When the DAC operation mode is changed from the Power-Down to normal mode, there will be a time delay until the analog output is available. Typical time delay for the output voltage is approximately 4.5  $\mu$ s. This time delay is measured from the acknowledge pulse of the I<sup>2</sup>C serial communication command to the beginning of the analog output (V<sub>OUT</sub>). This time delay is not included in the output settling time specification. See **Section 2.0 "Typical Performance Curves"** for more details.

PD1	PD0	Function
0	0	Normal Mode
0	1	1 k $\Omega$ resistor to ground (Note 1)
1	0	100 kΩ resistor to ground (Note 1)
1	1	500 kΩ resistor to ground (Note 1)

TABLE 4-7: POWER-DOWN BITS

Note 1: In Power-Down mode: V<sub>OUT</sub> is off and most of internal circuits in the selected channel are disabled.




FIGURE 4-1: Output Stage for Power-Down Mode.

## 5.0 I<sup>2</sup>C SERIAL INTERFACE COMMUNICATIONS

The MCP4728 device uses a two-wire  $I^2C$  serial interface. When the device is connected to the  $I^2C$  bus line, the device works as a slave device. The device supports standard, fast and high speed modes.

The following sections describes how to communicate the MCP4728 device using the  $I^2C$  serial interface commands.

## 5.1 Overview of I<sup>2</sup>C Serial Interface Communications

An example of hardware connection diagram is shown in Figure 7-1. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master (MCU) device which generates the serial clock (SCL), controls the bus access and generates the START and STOP conditions. Both master (MCU) and slave (MCP4728) can operate as transmitter or receiver, but the master device determines which mode is activated.

Communication is initiated by the master (MCU) which sends the START bit, followed by the slave (MCP4728) address byte. The first byte transmitted is always the slave (MCP4728) address byte, which contains the device code (1100), the address bits (A2, A1, A0), and the R/W bit. The device code for the MCP4728 device is 1100, and the address bits are user-writable.

When the MCP4728 device receives a read command (R/W = 1), it transmits the contents of the DAC input registers and EEPROM sequentially. When writing to the device (R/W = 0), the device will expect write command type bits in the following byte. The reading and various writing commands are explained in the following sections.

The MCP4728 device supports all three I<sup>2</sup>C serial communication operating modes:

- Standard Mode: bit rates up to 100 kbit/s
- Fast Mode: bit rates up to 400 kbit/s
- High Speed Mode (HS mode): bit rates up to 3.4 Mbit/s

Refer to the Philips  $I^2C$  document for more details of the  $I^2C$  specifications.

## 5.1.1 HIGH-SPEED (HS) MODE

The I<sup>2</sup>C specification requires that a high-speed mode device must be 'activated' to operate in high-speed (3.4 Mbit/s) mode. This is done by sending a special address byte of 00001XXX following the START bit. The XXX bits are unique to the high-speed (HS) mode Master. This byte is referred to as the high-speed (HS) Master Mode Code (HSMMC). The MCP4728 device does not acknowledge this byte. However, upon receiving this command, the device switches to HS

mode and can communicate at up to 3.4 Mbit/s on SDA and SCL lines. The device will switch out of the HS mode on the next STOP condition.

For more information on the HS mode, or other  $I^2C$  modes, please refer to the Philips  $I^2C$  specification.

## 5.2 I<sup>2</sup>C BUS CHARACTERISTICS

The specification of the  $I^2C$  serial communication defines the following bus protocol:

- Data transfer may be initiated only when the bus is not busy
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition

Accordingly, the following bus conditions have been defined using Figure 5-1.

#### 5.2.1 BUS NOT BUSY (A)

Both data and clock lines remain HIGH.

#### 5.2.2 START DATA TRANSFER (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition.

All commands must be preceded by a START condition.

#### 5.2.3 STOP DATA TRANSFER (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

#### 5.2.4 DATA VALID (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition.

#### 5.2.5 ACKNOWLEDGE

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must send an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave.


In this case, the slave (MCP4728) will leave the data line HIGH to enable the master to generate the STOP condition.





## 5.3 MCP4728 Device Addressing

The address byte is the first byte received following the START condition from the master device. The first part of the address byte consists of a 4-bit device code which is set to 1100 for the MCP4728 device. The device code is followed by three I<sup>2</sup>C address bits (A2, A1, A0) which are programmable by the users. Although the three address bits are programmable at the user's application PCB, the user can also specify the address bits during the product ordering process. If there is no user's request, the factory default setting of the three address bits is "000" which is programmed into the EEPROM. The three address bits allows eight unique addresses.



## 5.3.1 PROGRAMMING OF I<sup>2</sup>C ADDRESS BITS

When the customer first receives any new MCP4728 device, its default address bit setting is "000" if the address bit programming was not requested. The customer can reprogram the I<sup>2</sup>C address bits into the EEPROM by using "Write Address Bit" command. This write command needs current address bits. If the address bits are unknown, the user can find them by sending "General Call Read Address" Command. The LDAC pin is also used to select the device of interest to be programmed or to read the current address.

The following steps are needed for the I<sup>2</sup>C address programming.

(a) Read the address bits using "General Call Read Address" Command. (This is the case when the address is unknown.)

## (b) Write I<sup>2</sup>C address bits using "Write I<sup>2</sup>C Address Bits" Command.

The write address command will replace the current address with a new address in both input registers and EEPROM.

See Section 5.4.4 "General call Read Address Bits" for the details of reading the address bits, and Section 5.6.8 "Write Command: Write I2C Address bits (C2=0, C1=1, C0=1)" for writing the address bits.

## 5.4 I<sup>2</sup>C General Call Commands

The device acknowledges the general call address command (0x00 in the first byte). The meaning of the general call address is always specified in the second byte. The  $I^2C$  specification does not allow the use of "00000000" (00h) in the second byte. Refer to the Philips  $I^2C$  document for more details of the General Call specifications.


The MCP4728 device supports the following  $\mbox{I}^2\mbox{C}$  General Calls:

- General Call Reset
- General Call Wake-Up
- General Call Software Update
- General Call Read Address Bits

#### 5.4.1 GENERAL CALL RESET

The **General Call Reset** occurs if the second byte is "00000110" (06h). At the acknowledgement of this byte, the device will abort the current conversion and perform the following tasks:

- Internal reset similar to a Power-On-Reset (POR). The contents of the EEPROM are loaded into each DAC input and output registers immediately
- V<sub>OUT</sub> will be available immediately regardless of the LDAC pin condition



#### FIGURE 5-3: General Call Reset.

#### 5.4.2 GENERAL CALL WAKE-UP

If the second byte is "00001001" (09h), the device will reset the Power-Down bits (PD1, PD0 = 0,0).




FIGURE 5-4:

General Call Wake-Up.

## 5.4.3 GENERAL CALL SOFTWARE UPDATE

If the second byte is "00001000" (08h), the device updates all DAC analog outputs ( $\rm V_{OUT})$  at the same time.





FIGURE 5-5: General Call Software Update.

#### 5.4.4 GENERAL CALL READ ADDRESS BITS

This command is used to read the  $I^2C$  address bits of the device. If the second byte is "00001100" (0Ch), the device will output its address bits stored in EEPROM and register. This command uses the LDAC pin to

select the device of interest to read on the  $I^2C$  bus. The LDAC pin needs a logic transition from "High" to "Low" during the negative pulse of the 8th clock of the second byte, and stays "Low" until the end of the 3rd byte. The maximum clock rate for this command is 400 kHz.





General Call Read I<sup>2</sup>C Address.

#### 5.5 Writing and Reading Registers and EEPROM

The Master (MCU) can write or read the DAC input registers or EEPROM using the I<sup>2</sup>C interface command.

The following sections describe the communication examples to write and read the DAC registers and EEPROM using the I<sup>2</sup>C interface.

Com	Command Field		d Field Write Function Command Name		Command Name	Function				
C2	C1	C0	W1 W0		W1 W0					
Fast I	Fast Mode Write									
0	0	Х	Not Used		Not Used		Fast Write for DAC Input Registers	This command writes to the DAC input registers sequentially with lim- ited configuration bits. The data is sent sequentially from channels A to D. The input register is written at the acknowledge clock pulse of the channel's last input data byte. EEPROM is not affected. <b>(Note 1)</b>		
Write	DAC Ir	put Re	gister	and EE	PROM					
0	1	0	0	0	Multi-Write for DAC Input Registers	This command writes to multiple DAC input registers, one DAC input register at a time. The writing channel register is defined by the DAC selection bits (DAC1, DAC0). EEPROM is not affected. (Note 2)				
			1 0 1 1		Sequential Write for DAC Input Registers and EEPROM	This command writes to both the DAC input registers and EEPROM sequentially. The sequential writing is carried out from a starting channel to channel D. The starting channel is defined by the DAC selection bits (DAC1 and DAC0). The input register is written at the acknowledge clock pulse of the last input data byte of each register. However, the EEPROM data is written altogether at the same time sequentially at the end of the last byte. (Note 2),(Note 3)				
					Single Write for DAC Input Register and EEPROM	This command writes to a single selected DAC input register and its EEPROM. Both the input register and EEPROM are written at the acknowledge clock pulse of the last input data byte. The writing channel is defined by the DAC selection bits (DAC1 and DAC0). (Note 2),(Note 3)				
Write	I <sup>2</sup> C Ad	dress E	Bits (A2	2, A1, A	40)					
0	1	1	Not l	Jsed	Write I <sup>2</sup> C Address Bits	This command writes new I <sup>2</sup> C address bits (A2, A1, A0) to the DAC input register and EEPROM.				
Write	V <sub>REF</sub> , G	ain, an	d Pow	er-Dow	n Select Bits (Note 4)					
1	0	0	Not Used		Write Reference (V <sub>REF</sub> ) selection bits to Input Registers	This command writes Reference (V <sub>REF</sub> ) selection bits of each channel.				
1	1	0	Not Used		Not Used		Write Gain selection bits to Input Registers	This command writes Gain selection bits of each channel.		
1	0	1	Not l	Jsed	Write Power-Down bits to Input Registers	This command writes Power-Down bits of each channel.				
Note	1: T	he ana	loa outi	out is u	pdated when LDAC pin	is (or changes to) "Low". UDAC bit is not used for this command.				

#### 5.6 Write Commands for DAC **Registers and EEPROM**

Table 5-1 summarizes the write command types and their functions. The write command is defined by using three write command type bits ( $C_2$ ,  $C_1$ ,  $C_0$ ) and two write function bits (W1, W0). The register selection bits (DAC1, DAC0) are used to select the DAC channel.

The analog output is updated when LDAC pin is (or changes to) "Low". UDAC bit is not used for this command. 1: Note

2: The DAC output is updated when LDAC pin or UDAC bit is "Low".

3: The device starts writing to the EEPROM on the acknowledge clock pulse of the last channel. The device does not execute any command until RDY/BSY bit comes back to "High".

4: The input and output registers are updated at the acknowledge clock pulse of the last byte. The update does not require LDAC pin or UDAC bit conditions. EEPROM is not affected.

#### 5.6.1 FAST WRITE COMMAND (C2=0, C1=0, C0=X, X = DON'T CARE)

The Fast Write command is used to update the input DAC registers from channels A to D sequentially. The EEPROM data is not affected by this command. This command is called "Fast Write" because it updates the input registers with only limited data bits. Only the Power-Down mode selection bits (PD1 and PD0) and 12 bits of DAC input data are writable.

The input register is updated at the acknowledge pulse of each channel's last data byte. Figure 5-7 shows an example of the Fast Write command.

## **Updating Analog Outputs:**

- a. When the LDAC pin is "High" before the last byte of the channel D, all analog outputs are updated simultaneously by bringing down the LDAC pin to "Low" any time.
- b. If the command starts with the LDAC pin "Low", the channel's analog output is updated at the falling edge of the acknowledge clock pulse of the channel's last byte.
- c. Send the General Call Software Update command: This command updates all channels simultaneously.

**Note:** UDAC bit is not used in this command.

#### 5.6.2 MULTI-WRITE COMMAND: WRITE DAC INPUT REGISTERS (C2=0, C1=1, C0=0; W1=0, W0=0)

This command is used to write DAC input register, one at a time. The EEPROM data is not affected by this command.

The DAC selection bits (DAC1, DAC0) select the DAC channel to write. Only a selected channel is affected. Repeated bytes are used to write more multiple DAC registers.

The D11 - D0 bits in the third and fourth bytes are the DAC input data of the selected DAC channel. Bytes 2 - 4 can be repeated for the other channels. Figure 5-8 shows an example of the Multi-Write command.

## **Updating Analog Outputs:**

The analog outputs can be updated by one of the following events after the falling edge of the acknowledge clock pulse of the 4th byte.

- a. When the LDAC pin or UDAC bit is "Low".
- b. If UDAC bit is "High", bringing down the LDAC pin to "Low" any time.
- c. By sending the General Call Software Update command.

**Note:** The UDAC bit can be used effectively to upload the input register to the output register, but it affects only a selected channel only, while the LDAC pin and General Call Software Update command affect all channels.

#### 5.6.3 SEQUENTIAL WRITE COMMAND: WRITE DAC INPUT REGISTERS AND EEPROM SEQUENTIALLY FROM STARTING CHANNEL TO CHANNEL D (C2=0, C1=1, C0=0; W1=1, W0=0)

When the device receives this command, it writes the input data to the DAC input registers sequentially from the starting channel to channel D, and also writes to EEPROM sequentially. The starting channel is determined by the DAC1 and DAC0 bits. Table 5-2 shows the functions of the channel selection bits for the sequential write command.

When the device is writing EEPROM, the RDY/BSY bit stays "Low" until the EEPROM write operation is completed. The state of the RDY/BSY bit flag can be monitored by a read command or at the RDY/BSY pin. Any new command received during the EEPROM write operation (RDY/BSY bit is "Low") is ignored. Figure 5-9 shows an example of the sequential write command.

## Updating Analog Outputs:

The analog outputs can be updated by one of the following events after the falling edge of the acknowledge clock pulse of the 4th byte.

- a. When the  $\overline{\text{LDAC}}$  pin or  $\overline{\text{UDAC}}$  bit is "Low".
- b. If UDAC bit is "High", bringing down the LDAC pin to "Low" any time.
- c. By sending the General Call Software Update command.

Note: The UDAC bit can be used effectively to upload the input register to the output register, but it affects only a selected channel only, while the LDAC pin and General Call Software Update command affect all channels.

#### TABLE 5-2: DAC CHANNEL SELECTION BITS FOR SEQUENTIAL WRITE COMMAND

DAC1	DAC0	Channels
0	0	Ch. A - Ch. D
0	1	Ch. B - Ch. D
1	0	Ch. C - Ch. D
1	1	Ch. D

5.6.4 SINGLE WRITE COMMAND: WRITE A SINGLE DAC INPUT REGISTER AND EEPROM (C2=0, C1=1, C0=0; W1=1, W0=1)

When the device receives this command, it writes the input data to a selected single DAC input register and also to its EEPROM. The channel is selected by the channel selection bits (DAC1 and DAC0). See Table for the channel selection bit function. Figure 5-10 shows an example of the single write command.

## **Updating Analog Outputs:**

The analog outputs can be updated by one of the following events after the falling edge of the acknowledge clock pulse of the 4th byte.

- a. When the  $\overline{\text{LDAC}}$  pin or  $\overline{\text{UDAC}}$  bit is "Low".
- b. If UDAC bit is "High", bringing down the LDAC pin to "Low" any time.
- c. By sending the General Call Software Update command.

Note: The UDAC bit can be used effectively to upload the input register to the output register, but it affects only a selected channel only, while the LDAC pin and General Call Software Update command affect all channels.

#### 5.6.5 WRITE COMMAND: SELECT VREF BIT (C2=1, C1=0, C0=0)

When the device receives this command, it updates the DAC voltage reference selection bit ( $V_{REF}$ ) of each channel. The EEPROM data is not affected by this command. The affected channel's analog output is updated after the acknowledge pulse of the last byte. Figure 5-12 shows an example of the write command for Select  $V_{REF}$  bits.

#### 5.6.6 WRITE COMMAND: SELECT POWER-DOWN BITS (C2=1, C1=0, C0=1)

When the device receives this command, it updates the Power-Down selection bits (PD1, PD0) of each channel. The EEPROM data is not affected by this command. The affected channel is updated after the acknowledge pulse of the last byte. Figure 5-13 shows an example of the write command for the Select Power-Down bits.

#### 5.6.7 WRITE COMMAND: SELECT GAIN BIT (C2=1, C1=1, C0=0)

When the device receives this command, it updates the gain selection bits ( $G_X$ ) of each channel. The EEPROM data is not affected by this command. The analog output is updated after the acknowledge pulse of the last byte. Figure 5-14 shows an example of the write command for select gain bits.

#### 5.6.8 WRITE COMMAND: WRITE I<sup>2</sup>C ADDRESS BITS (C2=0, C1=1, C0=1)

This command writes new  $I^2C$  address bits (A2, A1, A0) to the DAC input registers and EEPROM. When the device receives this command, it overwrites the current address bits with the new address bits.

This command is valid only when the LDAC pin makes a transition from "High" to "Low" at the low time of the last bit (8th clock) of the second byte, and stays "Low" until the end of the 3rd byte. The update occurs after "Stop" bit if the conditions are met. The LDAC pin is used to select a device of interest to write. The highest clock rate of this command is 400 kHz. Figure 5-11 shows the details of the address write command.

Note:	To write a new device address, the current address of the device is also required. If the current address is not known, it can be
	read out by sending General Call Read Address Bits command. See <b>5.4.4</b> "Gen-
	eral call Read Address Bits" for more
	details of reading the I <sup>2</sup> C address bits.

#### 5.6.9 READ COMMAND

If the R/W bit is set to a logic "High" in the  $l^2C$  serial communications command, the device enters a reading mode and reads out the input registers and EEPROM. Figure 5-15 shows the details of the read command.

Note:	The devic	e addre	ess bits a	are read by	using
	General	Call	Read	Address	Bits
	command	l.			







FIGURE 5-7:

Fast Write Command: Write DAC Input Registers Sequentially from Channel A to D.





**FIGURE 5-9:** Sequential Write Command: Write DAC Input Registers and EEPROM Sequentially from Starting Channel to Channel D. The sequential input register starts with the "Starting Channel" and ends at Channel D. For example, if DAC1:DAC0 = 00, then it starts with channel A and ends at channel D. If DAC1:DAC0 = 01, then it starts with channel B and ends at Channel D. Note that this command can send up to 10 bytes including the device addressing and command bytes. Any byte after the 10th byte is ignored.





Single Write Command: Write to a Single DAC Input Register and EEPROM.







FIGURE 5-11: Write Command: Write I<sup>2</sup>C Address Bits to the DAC Registers and EEPROM.




**FIGURE 5-12:** Write Command: Write Voltage Reference Selection Bit (V<sub>REF</sub>) to the DAC Input Registers.



*FIGURE 5-13:* Write Command: Write Power-Down Selection Bits (PD1, PD0) to the DAC Input Registers. See Table 4-7 for the power-down bit setting.



**FIGURE 5-14:** Write Command: Write Gain Selection Bit  $(G_X)$  to the DAC Input Registers.



## 6.0 TERMINOLOGY

#### 6.1 Resolution

The resolution is the number of DAC output states that divide the full scale range. For the 12-bit DAC, the resolution is  $2^{12}$ , meaning the DAC code ranges from 0 to 4095.

### 6.2 LSB

The least significant bit or the ideal voltage difference between two successive codes.

#### **EQUATION 6-1:**

	LS	$BB = \frac{V_{REF}}{2^n}$
		$=\frac{(V_{Full Scale} - V_{Zero Scale})}{2^{12} - 1}$
Where		$=\frac{(V_{Full \ Scale} - V_{Zero \ Scale})}{4095}$
$V_{REF}$	=	V <sub>DD</sub> If external reference is selected
	=	2.048V If internal reference is selected
n	=	The number of digital input bits, n = 12 for MCP4728.

## 6.3 Integral Nonlinearity (INL)

Integral nonlinearity (INL) error is the maximum deviation of an actual transfer function from an ideal transfer function (straight line). In the MCP4728, INL is calculated using two end-points (zero and full scale). INL can be expressed as a percentage of full scale range (FSR) or in fraction of an LSB. INL is also called relative accuracy. Equation 6-2 shows how to calculate the INL error in LSB and Figure 6-1 shows an example of INL accuracy.

#### EQUATION 6-2: INL ERROR

$$INL = \frac{(V_{OUT} - V_{Ideal})}{LSB}$$

Where:

INL is expressed in LSB

V<sub>Ideal</sub> = Code\*LSB

V<sub>OUT</sub> = The output voltage measured at the given input code




FIGURE 6-1: INL Accuracy.

### 6.4 Differential Nonlinearity (DNL)

Differential nonlinearity (DNL) error (see Figure 6-2) is the measure of step size between codes in actual transfer function. The ideal step size between codes is 1 LSB. A DNL error of zero would imply that every code is exactly 1 LSB wide. If the DNL error is less than 1 LSB, the DAC guarantees monotonic output and no missing codes. The DNL error between any two adjacent codes is calculated as follows:


#### EQUATION 6-3: DNL ERROR

$$DNL = \frac{\Delta V_{OUT} - LSB}{LSB}$$

Where:

DNL is expressed in LSB.


 $\Delta V_{OUT}$  = The measured DAC output voltage difference between two adjacent input codes.






#### 6.5 Offset Error

Offset error (see Figure 6-3) is the deviation from zero voltage output when the digital input code is zero (zero scale voltage). This error affects all codes by the same amount. For the MCP4728 device, the offset error is not trimmed at the factory. However, it can be calibrated by software in application circuits.





Offset Error.

#### 6.6 Gain Error

Gain error (see Figure 6-4) is the difference between the actual full scale output voltage from the ideal output voltage of the DAC transfer curve. The gain error is calculated after nullifying the offset error, or full scale error minus the offset error.

The gain error indicates how well the slope of the actual transfer function matches the slope of the ideal transfer function. The gain error is usually expressed as percent of full scale range (% of FSR) or in LSB.

For the MCP4728 device, the gain error is not calibrated at the factory and most of the gain error is contributed by the output buffer (op amp) saturation near the code range beyond 4000. For applications that need the gain error specification less than 1% maximum, a user may consider using the DAC code range between 100 and 4000 instead of using full code range (code 0 to 4095). The DAC output of the code range between 100 and 4000 is much more linear than full scale range (0 to 4095). The gain error can be calibrated out by software in applications.

## 6.7 Full Scale Error (FSE)

Full scale error (see Figure 6-4) is the sum of offset error plus gain error. It is the difference between the ideal and measured DAC output voltage with all bits set to one (DAC input code = FFFh).

#### **EQUATION 6-4:**

$$FSE = \frac{(V_{OUT} - V_{Ideal})}{LSB}$$

Where:

FSE is expressed in LSB.

 $V_{Ideal} = (V_{REF}) (1 - 2^{-n}) - Offset Voltage (V_{OS})$ 

V<sub>REF</sub> = Voltage Reference




FIGURE 6-4: Gain Error and Full Scale Error.

## 6.8 Gain Error Drift

Gain error drift is the variation in gain error due to a change in ambient temperature. The gain error drift is typically expressed in ppm/°C.

#### 6.9 Offset Error Drift

Offset error drift is the variation in offset error due to a change in ambient temperature. The offset error drift is typically expressed in ppm/<sup>o</sup>C.

#### 6.10 Settling Time

The Settling time is the time delay required for the DAC output to settle to its new output value from the start of code transition, within specified accuracy. In the MCP4728 device, the settling time is a measure of the time delay until the DAC output reaches its final value within 0.5 LSB when the DAC code changes from 400h to C00h.

### 6.11 Major-Code Transition Glitch

Major-code transition glitch is the impulse energy injected into the DAC analog output when the code in the DAC register changes state. It is normally specified as the area of the glitch in nV-Sec. and is measured when the digital code is changed by 1 LSB at the major carry transition (Example: 011...111 to 100... 000, or 100... 000 to 011... 111).

## 6.12 Digital Feedthrough

Digital feedthrough is the glitch that appears at the analog output caused by coupling from the digital input pins of the device. The area of the glitch is expressed in nV-Sec, and is measured with a full scale change (Example: all 0s to all 1s and vice versa) on the digital input pins. The digital feedthrough is measured when the DAC is not being written to the output register. This condition can be created by writing input register with both UDAC bit and LDAC pin high.

#### 6.13 Analog Crosstalk

Analog crosstalk is the glitch that appears at the output of one DAC due to a change in the output of the other DAC. The area of the glitch is expressed in nV-Sec, and measured by loading one of the input registers with a full scale code change (all 0s to all 1s and vice versa) while keeping both UDAC bit and LDAC pin high. Then bring down the LDAC pin to low and measure the output of the DAC whose digital code was not changed.

#### 6.14 DAC-to-DAC Crosstalk

DAC-to-DAC crosstalk is the glitch that appears at the output of one DAC due to an input code change and subsequent output change of the other DAC. This includes both digital and analog crosstalks. The area of the glitch is expressed in nV-Sec, and measured by loading one of the input registers with a full scale code change (all 0s to all 1s and vice versa) while keeping UDAC bit or LDAC pin low.

# 6.15 Power-Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in  $V_{OUT}$  to a change in  $V_{DD}$  for full scale output of the DAC. It is measured on one DAC that is using an internal  $V_{REF}$  while the  $V_{DD}$  is varied ±10%, and expressed in dB or  $\mu V/V$ .

## 7.0 TYPICAL APPLICATIONS

The MCP4728 device is a part of Microchip's latest DAC family with non-volatile EEPROM memory. The device is a general purpose resistor string DAC intended to be used in applications where a precision, and low power DAC with moderate bandwidth is required.

Since the device includes non-volatile EEPROM memory, the user can use this device for applications that require the output to return to the previous set-up value on subsequent power-ups.

Applications generally suited for the MCP4728 device family include:

- Set Point or Offset Trimming
- Sensor Calibration
- Portable Instrumentation (Battery Powered)
- Motor Speed Control

#### 7.1 Connecting to I<sup>2</sup>C BUS using Pull-Up Resistors

The SCL, SDA, and RDY/BSY pins of the MCP4728 device are open-drain configurations. These pins require a pull-up resistor as shown in Figure 7-1. The LDAC pin has a schmitt trigger input configuration and it can be driven by an external MCU I/O pin.

The pull-up resistor values (R<sub>1</sub> and R<sub>2</sub>) for SCL and SDA pins depend on the operating speed (standard, fast, and high speed) and loading capacitance of the I<sup>2</sup>C bus line. Higher value of pull-up resistor consumes less power, but increases the signal transition time (higher RC time constant) on the bus line. Therefore, it can limit the bus operating speed. A lower resistor value, on the other hand, consumes higher power, but allows for higher operating speed. If the bus line has higher capacitance due to long metal traces or multiple device connections to the bus line, a smaller pull-up resistor is needed to compensate the long RC time constant. The pull-up resistor is typically chosen between 1 k $\Omega$  and 10 k $\Omega$  ranges for standard and fast modes, and less than 1 k $\Omega$  for high speed mode.




FIGURE 7-1:

Example of the MCP4728 Device Connection.


#### 7.1.1 DEVICE CONNECTION TEST

The user can test the presence of the MCP4728 device on the  $I^2C$  bus line without performing a data conversion. This test can be achieved by checking an acknowledge response from the MCP4728 device after sending a read or write command. Figure 7-2 shows an example with a read command:

- a. Set the  $R/\overline{W}$  bit "High" or "Low" in the address byte.
- b. Check the ACK pulse after sending the address byte.

If the device acknowledges (ACK = 0) the command, then the device is connected, otherwise it is not connected.

c. Send Stop bit.



*FIGURE 7-2: I*<sup>2</sup>*C* Bus Connection Test.

## 7.2 Layout Considerations

Inductively-coupled AC transients and digital switching noise from other devices can affect DAC performance and DAC output signal integrity. Careful board layout will minimize these effects. Bench testing has shown that a multi-layer board utilizing a low-inductance ground plane, isolated inputs, isolated outputs and proper decoupling are critical to achieving good DAC performance.

Separate digital and analog ground planes are recommended. In this case, the V<sub>SS</sub> pin and the ground pins of the V<sub>DD</sub> capacitors of the MCP4728 should be terminated to the analog ground plane.

#### 7.3 Power Supply Considerations

The power source should be as clean as possible. The power supply to the device is used for both  $V_{DD}$  and DAC voltage reference by selecting  $V_{REF} = V_{DD}$  Any noise induced on the V<sub>DD</sub> line can affect DAC performance. A typical application will require a bypass capacitor in order to filter out high frequency noise on the  $V_{DD}$  line. The noise can be induced onto the power supply's traces or as a result of changes on the DAC output. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 7-1 shows an example of using two bypass capacitors (a 10  $\mu$ F tantalum capacitor and a 0.1  $\mu$ F ceramic capacitor) in parallel on the V<sub>DD</sub> line. These capacitors should be placed as close to the  $V_{DD}$  pin as possible (within 4 mm). If the application circuit has separate digital and analog power supplies, the V<sub>DD</sub> and V<sub>SS</sub> pins of the MCP4728 device should reside on the analog plane.

### 7.4 Using Power Saving Feature

The device consumes very little power when it is in Power-Down (shut-down) mode. During the Power-Down mode, most circuits in the selected channel are turned off. It is recommended to power down any unused channel.

The device consumes the least amount of power if it enters the Power-Down mode after the internal voltage reference is disabled. This can be achieved by selecting  $V_{DD}$  as the voltage reference for all 4 channels and then issuing the Power-Down mode for all channels.

### 7.5 Using Non-Volatile EEPROM Memory

The user can store the  $I^2C$  device address bits, configuration bits and DAC input code of each channel in the on-board non-volatile EEPROM memory using the  $I^2C$  write command. The contents of EEPROM are readable and writable using the  $I^2C$  command.

When the MCP4728 device is first powered-up or receives General Call Reset Command, it uploads the EEPROM contents to the DAC output registers automatically and provides analog outputs immediately with the saved settings in EEPROM. This feature is very useful in applications where the MCP4728 device is used to provide set points or calibration data for other devices in the application systems. The MCP4728 device can save important system parameters when the application system experiences power failure. See Section 5.5 "Writing and Reading Registers and EEPROM" for more details on using the non-volatile EEPROM memory.

#### 7.6 Application Examples

The MCP4728 device is a rail-to-rail output DAC designed to operate with a  $V_{DD}$  range of 2.7V to 5.5V. Its output amplifier of each channel is robust enough to drive common, small-signal loads directly, thus eliminating the cost and size of external buffers for most applications. Since each channel has its own configuration bits for selecting the voltage reference, gain, power-down, etc., the MCP4728 device offers great simplicity and flexibility to use for various DAC applications.

#### 7.6.1 DC SET POINT OR CALIBRATION VOLTAGE SETTINGS

A common application for the MCP4728 device is a digitally-controlled set point or a calibration of variable parameters such as sensor offset or bias point. Figure 7-3 shows an example of the set point settings.

Let us consider that the application requires different trip voltages (Trip 1 - Trip 4). Assuming the DAC output voltage requirements are given as shown in Table 7-1, examples of sending the Sequential Write and Fast Write commands are shown in Figure 7-4 and Figure 7-5.

TABLE 7-1:	EXAMPLE: SETTING V <sub>OUT</sub> OF
	EACH CHANNEL

DAC Channel	Voltage Reference	DAC Output (V <sub>OUT</sub> )	
V <sub>OUT</sub> A	V <sub>DD</sub>	V <sub>DD</sub> /2	
V <sub>OUT</sub> B	V <sub>DD</sub>	V <sub>DD</sub> - 1 LSB	
V <sub>OUT</sub> C	Internal	2.048V	
V <sub>OUT</sub> D	Internal	4.096V	




FIGURE 7-3: Using the MCP4728 for Set Point or Threshold Calibration.

# MCP4728





FIGURE 7-4:

Sequential Write Command for Setting Test Points in Figure 7-3.

© 2009 Microchip Technology Inc.



The following example shows the expected analog outputs with the corresponding DAC input codes:

DAC A Input Code = 001111-1111111 DAC B Input Code = 000111-1111111 DAC C Input Code = 000011-1111111 DAC D Input Code = 000001-1111111

$$V_{OUT} = \frac{(V_{REF} \times D_n)}{4096} G_x$$

#### (A) Channel A Output:

Dn for Channel A = 0FFF (hex) = 4095 (decimal)

$$V_{OUT} A = \frac{(V_{DD} \times 4095)}{4096} = V_{DD} \left(\frac{4096 - 1}{4096}\right) = V_{DD} \left(1 - \frac{1}{4096}\right) = V_{DD} - LSB$$

#### (B) Channel B Output:

Dn for Channel B = 07FF (hex) = 2047 (decimal)

$$V_{OUT} B = \frac{(V_{DD} \times 2047)}{4096} = V_{DD} \left(\frac{2048 - I}{4096}\right) = \frac{V_{DD}}{2} \left(1 - \frac{2}{4096}\right) = \frac{V_{DD}}{2} - LSB$$

#### (C) Channel C Output:

Dn for Channel C = 03FF (hex) = 1023 (decimal)

$$V_{OUT} C = \frac{V_{DD} \times 1023}{4096} = V_{DD} \left(\frac{1024 - I}{4096}\right) = \frac{V_{DD}}{4} \left(1 - \frac{4}{4096}\right) = \frac{V_{DD}}{4} - LSB$$

#### (D) Channel D Output:

$$V_{OUT} D = \frac{V_{DD} \times 511}{4096} = V_{DD} \left(\frac{512 - 1}{4096}\right) = \frac{V_{DD}}{8} \left(1 - \frac{8}{4096}\right) = \frac{V_{DD}}{8} - LSB$$

**FIGURE 7-5:** Example of Writing Fast Write Command for Various  $V_{OUT}$ .  $V_{REF} = V_{DD}$  for all Channels.

## 8.0 DEVELOPMENT SUPPORT

#### 8.1 Evaluation & Demonstration Boards

The MCP4728 Evaluation Board is available from Microchip Technology Inc. This board works with Microchip's PICkit<sup>™</sup> Serial Analyzer. The user can easily program the DAC input registers and EEPROM using the PICkit Serial Analyzer, and test out the DAC analog output voltages. The PICkit Serial Analyzer uses the PC Graphic User Interface software. Refer to www.microchip.com for further information on this product's capabilities and availability.



FIGURE 8-1: MCP4728 Evaluation Board.



**FIGURE 8-2:** Setup for the MCP4728 Evaluation Board with PICkit<sup>™</sup> Serial Analyzer.

	rial Analyzer 🛛 Demo Boards sh LED   💍 Reset   📰 Basio		'iew Window H	Help
Script Builder Script Name MCP4728_W_Fast Save Script Execute Script Clear Script Del User Scripts Show Array	Example 12CM Scripts ReadAddrA8 WriteAddrA8 WriteBlockAddrA8 ReadBlockAddrA8 ReceiveAddrA9	Script Detail	User I2CM Scrip MCP4728_W_E MCP4728_W_S MCP4728_GCal MCP4728_GCal MCP4728_GCal MCP4728_W_S MCP4728_W_S MCP4728_W_S MCP4728_W_S MCP4728_W_T MCP4728_W_T MCP4728_W_T MCP4728_W_T MCP4728_W_T MCP4728_W_G MCP4728_W_G MCP4728_W_G MCP4728_W_G MCP4728_W_G MCP4728_W_G MCP4728_W_G	E ingE ast _Wł _Re eq iDAi eqB i st_L st_E s_E s_C ref _RA ;2Se ;1Se ;sU Dov

FIGURE 8-3: Example of PICkit<sup>™</sup> Serial User Interface.

## 9.0 PACKAGING INFORMATION


## 9.1 Package Marking Information



Legen	d: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

#### 10-Lead Plastic Micro Small Outline Package (UN) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX	
Number of Pins	10				
Pitch	е		0.50 BSC		
Overall Height	Α	—	—	1.10	
Molded Package Thickness	A2	0.75 0.85 0.95			
Standoff A1 0.00 -				0.15	
Overall Width	E	4.90 BSC			
Molded Package Width	E1	3.00 BSC			
Overall Length	D	3.00 BSC			
Foot Length	L	0.40 0.60 0.80			
Footprint	L1	0.95 REF			
Foot Angle	φ	0° – 8°			
Lead Thickness	с	0.08 – 0.23			
Lead Width	0.15	_	0.33		

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-021B

## APPENDIX A: REVISION HISTORY

#### **Revision D (October 2009)**

The following is the list of modifications:

- 1. **Front page Applications:** Added new item: Bias Voltage Adjustment for Power Amplifiers.
- 2. Electrical Characteristics: Changed typical, max values for Offset Error.
- 3. Electrical Characteristics: Changed Min, Max values for Gain Error.
- 4. Section 2.0 Typical Performance Curves: Added new Figure 2-25: Absolute Gain Error.
- 5. **Page 45, Figure 5-15:** Changed ACK (MCP4728) to ACK (MASTER).

### **Revision C (September 2009)**

The following is the list of modifications:

6. Updated Figure 5-11 and Figure 7-4.

### **Revision B (August 2009)**

The following is the list of modifications:

- 7. Updated Figure 2-25 to Figure 2-41 in Section 2.0 "Typical Performance Curves".
- 8. Updated Figure 5-7, Figure 5-8 and Figure 5-11.

#### Revision A (June 2009)

• Original Release of this Document.

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. , X /XX       Device Temperature Package Range		Examples:			
		MCP4728:	Tape and Reel, Extended Temperature, 10LD MSOP package.		
Device: MCP4728: Single Comparator					
Temperature Range: E = $-40^{\circ}$ C to $+125^{\circ}$ C					
Package: UN = Plastic Micro Small Outline Transistor, 10-lead					

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC<sup>32</sup> logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820