CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003

- AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage
- Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption
- Balanced Propagation Delays
- ±24-mA Output Drive Current
  Fanout to 15 F Devices
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

#### description/ordering information

The 'AC112 devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset  $(\overline{PRE})$  or clear  $(\overline{CLR})$  inputs sets or resets the outputs, regardless of the levels of the other inputs. When  $\overline{PRE}$  and  $\overline{CLR}$  are inactive (high), data at the J and K inputs meeting the setup-time requirements is transferred to the outputs on the negative-going edge of the clock pulse (CLK). Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – E	Tube	CD74AC112E	CD74AC112E
–55°C to 125°C	SOIC – M	Tube	CD74AC112M	AC112M
	30IC - M	Tape and reel	CD74AC112M96	ACTIZIVI
	CDIP – F	Tube	CD54AC112F3A	CD54AC112F3A

#### **ORDERING INFORMATION**

<sup>+</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.


CD74AC112	CD54AC112 F PACKAGE CD74AC112 E OR M PACKAGE (TOP VIEW)											
1CLK [ 1K [ 1J [	1 2 3	16 15 14	] V <sub>CC</sub> ] 1CLR ] 2CLR									
1PRE	4	13	2CLK									
1Q 1Q	5 6	12 11	] 2K ] 2J									
2 <mark>Q</mark>	7	10	2PRE									
GND [	8	9	2Q									

## CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003

-	FUNCTION TABLE (each flip-flop)										
		INPUTS			Ουτι	PUTS					
PRE	CLR	CLK	J	к	Q	Q					
L	Н	Х	Х	Х	Н	L					
н	L	Х	Х	х	L	н					
L	L	х	Х	х	H‡	H‡					
н	Н	$\downarrow$	L	L	Q <sub>0</sub>	$\overline{Q}_0$					
н	Н	$\downarrow$	н	L	н	L					
н	Н	$\downarrow$	L	н	L	Н					
н	Н	$\downarrow$	Н	Н	Toggle						
Н	Н	Н	Х	Х	Q <sub>0</sub>	$\overline{Q}_0$					

<sup>†</sup>Output states are unpredictable if PRE and CLR go high simultaneously after both being low at the same time.

#### logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 6 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ V or $V_I > V_{CC}$ ) (see Note 1)	±20 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 V or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±50 mA
Continuous output current, $I_O (V_O > 0 V \text{ or } V_O < V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): E package	67°C/W
M package	73°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



#### CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCHS325 - JANUARY 2003

#### recommended operating conditions (see Note 3)

			T <sub>A</sub> = 25°C		–55°C to 125°C		–40°C to 85°C		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
VCC	Supply voltage		1.5	5.5	1.5	5.5	1.5	5.5	V	
		V <sub>CC</sub> = 1.5 V	1.2		1.2		1.2			
VIH	/IH High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85		3.85		3.85			
	Low-level input voltage	V <sub>CC</sub> = 1.5 V		0.3		0.3		0.3		
VIL		$V_{CC} = 3 V$		0.9		0.9		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		1.65		1.65		
VI	Input voltage		0	VCC	0	VCC	0	VCC	V	
VO	Output voltage		0	VCC	0	VCC	0	VCC	V	
ЮН	High-level output current	V <sub>CC</sub> = 4.5 V to 5.5 V		-24		-24		-24	mA	
IOL	Low-level output current	$V_{CC}$ = 4.5 V to 5.5 V		24		24		24	mA	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 1.5 V to 3 V		50		50		50		
ΔVΔV	Input transition rise or fall rate	V <sub>CC</sub> = 3.6 V to 5.5 V		20		20		20	ns/V	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vcc	T <sub>A</sub> = 25°C		–55°C to 125°C		–40°C to 85°C		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
			1.5 V	1.4		1.4		1.4		
		I <sub>OH</sub> = -50 μA	3 V	2.9		2.9		2.9		
			4.5 V	4.4		4.4		4.4		
V <sub>OH</sub> V <sub>I</sub> = V <sub>IH</sub> o	$V_I = V_{IH} \text{ or } V_{IL}$	I <sub>OH</sub> = -4 mA	3 V	2.58		2.4		2.48		V
		I <sub>OH</sub> = -24 mA	4.5 V	3.94		3.7		3.8		
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V			3.85				
		I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					3.85		
			1.5 V		0.1		0.1		0.1	
		I <sub>OL</sub> = 50 μA	3 V		0.1		0.1		0.1	
			4.5 V		0.1		0.1		0.1	
VOL	$V_I = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 12 mA	3 V		0.36		0.5		0.44	V
		I <sub>OL</sub> = 24 mA	4.5 V		0.36		0.5		0.44	
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				1.65			
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V						1.65	
lj	V <sub>I</sub> = V <sub>CC</sub> or GND		5.5 V		±0.1		±1		±1	μA
ICC	$V_I = V_{CC}$ or GND,	I <sup>O</sup> = 0	5.5 V		4		80		40	μA
Ci					10		10		10	pF

<sup>†</sup> Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.



### CD54AC112, CD74AC112 **DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS** WITH CLEAR AND PRESET

SCHS325 - JANUARY 2003

#### timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 1.5 V (unless otherwise noted)

				C to ℃	–40°C to 85°C		UNIT
					MIN	MAX	
fclock	Clock frequency			8		9	MHz
	Pulso duration	CLK high or low	63		55		200
tw	Pulse duration	CLR or PRE low	56		49		ns
t <sub>su</sub>	Setup time, before $CLK{\downarrow}$	J or K	50		44		ns
th	Hold time, after CLK $\downarrow$	J or K	0		0		ns
t <sub>rec</sub>	Recovery time, before $CLK{\downarrow}$	CLR↑ or PRE↑	31		27		ns

# timing requirements over recommended operating free-air temperature range, V\_{CC} = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

				–55°C to 125°C		–40°C to 85°C	
			MIN	MAX	MIN	MAX	
fclock	Clock frequency			71		81	MHz
	Pulse duration	CLK high or low	7		6		
tw		CLR or PRE low	6.3		5.5		ns
t <sub>su</sub>	Setup time, before $CLK{\downarrow}$	J or K	5.6		4.9		ns
t <sub>h</sub>	Hold time, after CLK $\downarrow$	J or K	0		0		ns
t <sub>rec</sub>	Recovery time, before $CLK{\downarrow}$	CLR↑ or PRE↑	3.5		31		ns

# timing requirements over recommended operating free-air temperature $_0$ range, V\_{CC} = 5 V $\pm$ 0.5 V (unless otherwise noted)

					–40°C to 85°C		UNIT
			MIN	MAX	MIN	MAX	
<sup>f</sup> clock	Clock frequency	_		100		114	MHz
+	Pulse duration	CLK high or low	5		4.4		20
tw	Fuise duration	CLR or PRE low	4.5		3.9		ns
t <sub>su</sub>	Setup time, before $CLK{\downarrow}$	J or K	4		3.5		ns
t <sub>h</sub>	Hold time, after CLK $\downarrow$	J or K	0		0		ns
t <sub>rec</sub>	Recovery time, before $CLK{\downarrow}$	CLR↑ or PRE↑	2.5		2.2		ns



#### CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCHS325 – JANUARY 2003

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 1.5 V, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55°C to 125°C		–40°C to 85°C		UNIT	
	(	(6611 61)	MIN	MAX	MIN	MAX		
fmax			8		9		MHz	
	CLK	Q or Q		129		117		
<sup>t</sup> PLH	CLR or PRE			153		139	ns	
t	CLK	Q or Q		129		117	ns	
<sup>t</sup> PHL	CLR or PRE	Q OF Q		153		139		

switching characteristics over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO (INPUT) (OUTPUT)		–55° 125		–40°C to 85°C		UNIT
		(6611 61)	MIN	MAX	MIN	MAX	
f <sub>max</sub>			71		81		MHz
t	CLK	0	3.6	14.4	3.7	13.1	20
<sup>t</sup> PLH	CLR or PRE	Q or $\overline{Q}$	4.3	17.1	4.4	15.5	ns
	CLK	CLK	3.6	14.4	3.7	13.1	
<sup>t</sup> PHL	CLR or PRE	Q or Q	4.3	17.1	4.4	15.5	ns

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	ТО (О <b>U</b> ТРUТ)	–55°C to 125°C		–40°C to 85°C		UNIT
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			100		114		MHz
CLK		2.6	10.3	2.7	9.4		
<sup>t</sup> PLH	CLR or PRE	Q or Q	3.1	12.2	3.2	11.1	ns
	CLK O or O	2.6	10.3	2.7	9.4	20	
<sup>t</sup> PHL	CLR or PRE	Q or Q	3.1	12.2	3.2	11.1	ns

#### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	56	pF




#### CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003



#### PARAMETER MEASUREMENT INFORMATION

- G. tp71 and tp7H are the same as ten.
- H. tpLz and tpHz are the same as tdis.
- I. All parameters and waveforms are not applicable to all devices.







#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CD54AC112F3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD54AC112F3A	Samples
CD74AC112E	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC112E	Samples
CD74AC112EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC112E	Samples
CD74AC112M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC112M	Samples
CD74AC112M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC112M	Samples
CD74AC112M96G4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### PACKAGE OPTION ADDENDUM

7-Nov-2014

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54AC112, CD74AC112 :

- Catalog: CD74AC112
- Military: CD54AC112

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC112M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

26-Jan-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74AC112M96	SOIC	D	16	2500	333.2	345.9	28.6

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

### N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

## D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated