



# OPA347 OPA2347 OPA4347

SBOS167D - NOVEMBER 2000- REVISED JULY 2007

# *micro*Power, Rail-to-Rail Operational Amplifiers

### **FEATURES**

- LOW Ι<sub>Q</sub>: 20μΑ
- microSIZE PACKAGES: WCSP-8, SC70-5 SOT23-5, SOT23-8, and TSSOP-14
- HIGH SPEED/POWER RATIO WITH BANDWIDTH: 350kHz
- RAIL-TO-RAIL INPUT AND OUTPUT
- SINGLE SUPPLY: 2.3V to 5.5V

## **APPLICATIONS**

- PORTABLE EQUIPMENT
- BATTERY-POWERED EQUIPMENT
- 2-WIRE TRANSMITTERS
- SMOKE DETECTORS
- CO DETECTORS

## DESCRIPTION

The OPA347 is a *micro*Power, low-cost operational amplifier available in *micro*packages. The OPA347 (single version) is available in the SC-70 and SOT23-5 packages. The OPA2347 (dual version) is available in the SOT23-8 and WCSP-8 packages. Both are also available in the SO-8. The OPA347 is also available in the DIP-8. The OPA4347 (quad) is available in the SO-14 and the TSSOP-14.

The small size and low power consumption ( $34\mu$ A per channel maximum) of the OPA347 make it ideal for portable and battery-powered applications. The input range of the OPA347 extends 200mV beyond the rails, and the output range is within 5mV of the rails. The OPA347 also features an excellent speed/power ratio with a bandwidth of 350kHz.

The OPA347 can be operated with a single or dual power supply from 2.3V to 5.5V. All models are specified for operation from  $-55^{\circ}$ C to  $+125^{\circ}$ C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Supply Voltage, V+ to V	
Signal Input Terminals, Voltage <sup>(2)</sup>	(V–) – 0.5V to (V+) + 0.5V
Current <sup>(2)</sup>	10mA
Output Short-Circuit <sup>(3)</sup>	Continuous
Operating Temperature	–65°C to +150°C
Storage Temperature	–65°C to +150°C
Junction Temperature	150°C

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only. Functional operation of the device at these conditions, or beyond the specified operating conditions, is not implied. (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10mA or less. (3) Short-circuit to ground, one amplifier per package.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	PACKAGE/LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
OPA347NA	SOT23-5	DBV	A47
"	"	"	"
OPA347PA OPA347UA "	DIP-8 SO-8 "	P D	OPA347PA OPA347UA "
OPA347SA	SC-70	DCK	\$47
"	"	"	"
OPA2347EA	SOT23-8	DCN	B47
"		"	"
OPA2347UA	SO-8	D	OPA2347UA
"	"	"	"
OPA2347YED "	WCSP-8	YED "	YMD CCS
OPA2347YZDR	Lead-Free WCSP-8	YZD	A9
OPA4347EA	TSSOP-14	PW	OPA4347EA
"	"	"	"
OPA4347UA	SO-14	D	OPA4347UA
"	"	"	"

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI web site at www.ti.com.



# ELECTRICAL CHARACTERISTICS: $V_s = 2.5V$ to 5.5V

### Boldface limits apply over the specified temperature range, $T_A = -55^{\circ}C$ to $+125^{\circ}C$ .

At T<sub>A</sub> = +25°C, R<sub>L</sub> = 100k $\Omega$  connected to V<sub>S</sub>/2 and V<sub>OUT</sub> = V<sub>S</sub>/2, unless otherwise noted.

		OPA OP	.347NA, UA, P A2347EA, UA, OPA4347EA, L	A, SA YED IA	
PARAMETER	CONDITION	MIN	ТҮР	MAX	UNITS
OFFSET VOLTAGE         Input Offset Voltage       V <sub>OS</sub> over Temperature       Drift         DV PSRR       Over Temperature         Over Temperature       Channel Separation, DC	$V_{S} = 5.5V, V_{CM} = (V-) + 0.8V$ $V_{S} = 2.5V \text{ to } 5.5V, V_{CM} < (V+) - 1.7V$ $V_{S} = 2.5V \text{ to } 5.5V, V_{CM} < (V+) - 1.7V$ $f = 1 \text{ kHz}$		2 2 3 60 0.3 128	6 7 175 <b>300</b>	mV mV μV/°C μV/V μV/V dB
INPUT VOLTAGE RANGE Common-Mode Voltage Range Common-Mode Rejection Ratio over Temperature over Temperature	$ \begin{split} & V_{S} = 5.5V,  (V\text{-}) - 0.2V < V_{CM} < (V\text{+}) - 1.7V \\ & \mathbf{V}_{S} = 5.5V,  V\text{-} < \mathbf{V}_{CM} < (V\text{+}) - 1.7V \\ & V_{S} = 5.5V,  (V\text{-}) - 0.2V < V_{CM} < (V\text{+}) + 0.2V \\ & \mathbf{V}_{S} = 5.5V,  V\text{-} < V_{CM} < V\text{+} \end{split} $	(V–) – 0.2 70 <b>66</b> 54 <b>48</b>	80 70	(V+) + 0.2	V dB <b>dB</b> dB <b>dB</b>
INPUT BIAS CURRENT <sup>(1)</sup> Input Bias Current I <sub>b</sub> Input Offset Current I <sub>OS</sub>			±0.5 ±0.5	±10 ±10	pA pA
INPUT IMPEDANCE Differential Common-Mode			10 <sup>13</sup>    3 10 <sup>13</sup>    6		Ω    pF Ω    pF
$\label{eq:NOISE} \begin{array}{ c c c c c } \hline \textbf{NOISE} \\ \hline \textbf{Input Voltage Noise, } f = 0.1Hz \ to \ 10Hz \\ \hline \textbf{Input Voltage Noise Density, } f = 1kHz \\ \hline \textbf{Input Current Noise Density, } f = 1kHz \\ \hline \textbf{i_n} \end{array}$	V <sub>CM</sub> < (V+) – 1.7V		12 60 0.7		μV <sub>ΡΡ</sub> nV/√Hz fA/√Hz
OPEN-LOOP GAIN Open-Loop Voltage Gain over Temperature over Temperature	$ \begin{split} & V_{S} = 5.5V,  R_{L} = 100 k\Omega,  0.015V < V_{O} < 5.485V \\ & \mathbf{V}_{S} = 5.5V,  \mathbf{R}_{L} = 100 k\Omega,  0.015V < V_{O} < 5.485V \\ & V_{S} = 5.5V,  R_{L} = 5 k\Omega,  0.125V < V_{O} < 5.375V \\ & \mathbf{V}_{S} = 5.5V,  R_{L} = 5 k\Omega,  0.125V < V_{O} < 5.375V \end{split} $	100 88 100 88	115 115		dB dB dB dB
A <sub>OL</sub> (SC-70 only) OUTPUT Voltage Output Swing from Rail over Temperature over Temperature Short-Circuit Current Capacitive Load Drive C <sub>LOAD</sub>	$\begin{split} V_{S} &= 5.5V, \ R_{L} = 5 k \Omega \ 0.125V < V_{O} < 5.375V \\ R_{L} &= 100 k \Omega, \ A_{OL} > 100 dB \\ R_{L} &= 100 k \Omega, \ A_{OL} > 88 dB \\ R_{L} &= 5 k \Omega, \ A_{OL} > 100 dB \\ R_{L} &= 5 k \Omega, \ A_{OL} > 88 dB \end{split}$	96 See T	115 5 90 ±17 ypical Characte	15 <b>15</b> 125 <b>125</b> eristics	dB mV mV mV mV mA
FREQUENCY RESPONSE         Gain-Bandwidth Product       GBW         Slew Rate       SR         Settling Time, 0.1%       t <sub>S</sub> 0.01%       Overload Recovery Time	$C_{L} = 100 pF$ $G = +1$ $V_{S} = 5V, 2V \text{ Step, } G = +1$ $V_{S} = 5V, 2V \text{ Step, } G = +1$ $V_{IN} \times \text{Gain} = V_{S}$		350 0.17 21 27 23		kHz V/μs μs μs μs
POWER SUPPLY         Specified Voltage Range       Vs         Minimum Operating Voltage         Minimum Operating Voltage (OPA347SA)         Quiescent Current (per amplifier)       Iq         over Temperature	I <sub>0</sub> = 0	2.5	2.3 2.4 20	5.5 34 <b>38</b>	ν ν μΑ μ <b>Α</b>
TEMPERATURE RANGE         Specified Range         Operating Range         Storage Range         Thermal Resistance $\theta_{JA}$ SOT23-5 Surface-Mount         SO-14 Surface-Mount         SO-14 Surface-Mount         TSSOP-14 Surface-Mount         DIP-8         SC70-5 Surface-Mount         WCSP		55 65 65	200 150 150 100 100 250 250	125 150 150	°C °C °C °C °C °C °C °C °C °C °C °C °C °

NOTE: (1) Input bias current for the OPA2347YED package is specified in the absence of light. See the Photosensitivity section for further detail.



## **TYPICAL CHARACTERISTICS**

2.5V ٧s

10k

100k

Frequency (Hz)

2

1

0

1k

At  $T_A = +25^{\circ}C$ ,  $V_S = +5V$ , and  $R_L = 100k\Omega$  connected to  $V_S/2$ , unless otherwise noted.



80

60

10

100

10k

Frequency (Hz)

1k

100k

1M



1M





## **TYPICAL CHARACTERISTICS (Cont.)**

At  $T_A$  = +25°C,  $V_S$  = +5V, and  $R_L$  = 100k $\Omega$  connected to  $V_S/2$ , unless otherwise noted.







## **TYPICAL CHARACTERISTICS (Cont.)**

At  $T_A = +25^{\circ}C$ ,  $V_S = +5V$ , and  $R_L = 100k\Omega$  connected to  $V_S/2$ , unless otherwise noted.













$$\label{eq:small-signal step response} \begin{split} \text{SMALL-SIGNAL STEP RESPONSE} \\ \text{G} = +1 \text{V/V}, \ \text{R}_{\text{L}} = 5 \text{k} \Omega, \ \text{C}_{\text{L}} = 100 \text{pF} \end{split}$$









## **APPLICATIONS INFORMATION**

The OPA347 series op amps are unity-gain stable and can operate on a single supply, making them highly versatile and easy to use.

Rail-to-rail input and output swing significantly increases dynamic range, especially in low supply applications. Figure 1 shows the input and output waveforms for the OPA347 in unity-gain configuration. Operation is from  $V_S = +5V$  with a 100k $\Omega$  load connected to  $V_S/2$ . The input is a 5V<sub>PP</sub> sinusoid. Output voltage is approximately 4.995V<sub>PP</sub>.

Power-supply pins should be bypassed with  $0.01 \mu \text{F}$  ceramic capacitors.



FIGURE 1. Rail-to-Rail Input and Output.

#### OPERATING VOLTAGE

The OPA347 series op amps are fully specified and ensured from 2.5V to 5.5V. In addition, many specifications apply from  $-55^{\circ}$ C to  $+125^{\circ}$ C. Parameters that vary significantly with operating voltages or temperature are shown in the Typical Characteristics.

#### **RAIL-TO-RAIL INPUT**

The input common-mode voltage range of the OPA347 series extends 200mV beyond the supply rails. This is achieved with a complementary input stage-an N-channel input differential pair in parallel with a P-channel differential pair, as shown in Figure 2. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1.3V to 200mV above the positive supply, while the P-channel pair is on for inputs from 200mV below the negative supply to approximately (V+) - 1.3V. There is a small transition region, typically (V+) - 1.5V to (V+) - 1.1V, in which both pairs are on. This 400mV transition region can vary 300mV with process variation. Thus, the transition region (both stages on) can range from (V+) - 1.65V to (V+) - 1.25V on the low end, up to (V+) - 1.35V to (V+) - 0.95V on the high end. Within the 400mV transition region PSRR, CMRR, offset voltage, and offset drift may be degraded compared to operation outside this region. For more information on designing with rail-to-rail input op amps, see Figure 3, Design Optimization with Rail-to-Rail Input Op Amps.



FIGURE 2. Simplified Schematic.

#### DESIGN OPTIMIZATION WITH RAIL-TO-RAIL INPUT OP AMPS

Rail-to-rail op amps can be used in virtually any op amp configuration. To achieve optimum performance, however, applications using these special double-input-stage op amps may benefit from consideration of their special behavior.

In many applications, operation remains within the common-mode range of only one differential input pair. However, some applications exercise the amplifier through the transition region of both differential input stages. A small discontinuity may occur in this transition. Careful selection of the circuit configuration, signal levels, and biasing can often avoid this transition region. With a unity-gain buffer, for example, signals will traverse this transition at approximately 1.3V below the V+ supply and may exhibit a small discontinuity at this point.

The common-mode voltage of the noninverting amplifier is equal to the input voltage. If the input signal always remains less than the transition voltage, no discontinuity will be created. The closed-loop gain of this configuration can still produce a rail-to-rail output.

Inverting amplifiers have a constant common-mode voltage equal to  $V_B$ . If this bias voltage is constant, no discontinuity will be created. The bias voltage can generally be chosen to avoid the transition region.



FIGURE 3. Design Optimization with Rail-to-Rail Input Op Amps.

#### **COMMON-MODE REJECTION**

The CMRR for the OPA347 is specified in several ways so the best match for a given application may be used. First, the CMRR of the device in the common-mode range below the transition region ( $V_{CM} < (V+) - 1.7V$ ) is given. This specification is the best indicator of the capability of the device when the application requires use of one of the differential input pairs. Second, the CMRR at  $V_S = 5.5V$  over the entire common-mode range is specified.

#### **INPUT VOLTAGE**

The input common-mode range extends from (V-) - 0.2V to (V+) + 0.2V. For normal operation, inputs should be limited to this range. The absolute maximum input voltage is 500mV beyond the supplies. Inputs greater than the input common-mode range but less than the maximum input voltage, while not valid, will not cause any damage to the op amp. Furthermore, if input current is limited the inputs may go beyond the power supplies without phase inversion, as shown in Figure 4, unlike some other op amps.

Normally, input currents are 0.4pA. However, large inputs (greater than 500mV beyond the supply rails) can cause excessive current to flow in or out of the input pins. Therefore, as well as keeping the input voltage below the maximum rating, it is also important to limit the input current to less than 10mA. This is easily accomplished with an input resistor, as shown in Figure 5.



FIGURE 4. OPA347—No Phase Inversion with Inputs Greater than the Power-Supply Voltage.



FIGURE 5. Input Current Protection for Voltages Exceeding the Supply Voltage.





#### **RAIL-TO-RAIL OUTPUT**

A class AB output stage with common-source transistors is used to achieve rail-to-rail output. This output stage is capable of driving  $5k\Omega$  loads connected to any potential between V+ and ground. For light resistive loads (>  $100k\Omega$ ), the output voltage can typically swing to within 5mV from supply rail. With moderate resistive loads ( $10k\Omega$  to  $50k\Omega$ ), the output can swing to within a few tens of millivolts from the supply rails while maintaining high open-loop gain (see the typical characteristic Output Voltage Swing vs Output Current).

#### CAPACITIVE LOAD AND STABILITY

The OPA347 in a unity-gain configuration can directly drive up to 250pF pure capacitive load. Increasing the gain enhances the amplifier's ability to drive greater capacitive loads (see the characteristic curve Small-Signal Overshoot vs Capacitive Load). In unity-gain configurations, capacitive load drive can be improved by inserting a small ( $10\Omega$  to  $20\Omega$ ) resistor, R<sub>S</sub>, in series with the output, as shown in Figure 6. This significantly reduces ringing while maintaining Direct Current (DC) performance for purely capacitive loads. However, if there is a resistive load in parallel with the capacitive load, a voltage divider is created, introducing a DC error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio R<sub>S</sub>/R<sub>L</sub>, and is generally negligible.



FIGURE 6. Series Resistor in Unity-Gain Buffer Configuration Improves Capacitive Load Drive.

In unity-gain inverter configuration, phase margin can be reduced by the reaction between the capacitance at the op amp input, and the gain setting resistors, thus degrading capacitive load drive. Best performance is achieved by using small valued resistors. For example, when driving a 500pF load, reducing the resistor values from 100kΩ to 5kΩ decreases overshoot from 40% to 8% (see the characteristic curve Small-Signal Overshoot vs Load Capacitance). However, when large-valued resistors can not be avoided, a small (4pF to 6pF) capacitor, C<sub>FB</sub>, can be inserted in the feedback, as shown in Figure 7. This significantly reduces overshoot by compensating the effect of capacitance, C<sub>IN</sub>, which includes the amplifier input capacitance and PC board parasitic capacitance.



FIGURE 7. Adding a Feedback Capacitor In the Unity-Gain Inverter Configuration Improves Capacitative Load.

#### **DRIVING ADCs**

The OPA347 series op amps are optimized for driving medium-speed sampling Analog-to-Digital Converters (ADCs). The OPA347 op amps buffer the ADC's input capacitance and resulting charge injection while providing signal gain.

See Figure 8 for the OPA347 in a basic noninverting configuration driving the ADS7822. The ADS7822 is a 12-bit, *micro*Power sampling converter in the MSOP-8 package. When used with the low-power, miniature packages of the OPA347, the combination is ideal for space-limited, lowpower applications. In this configuration, an RC network at the ADC input can be used to provide for anti-aliasing filter and charge injection current.

See Figure 9 for the OPA2347 driving an ADS7822 in a speech bandpass filtered data acquisition system. This small, low-cost solution provides the necessary amplification and signal conditioning to interface directly with an electret microphone. This circuit will operate with  $V_S = 2.7V$  to 5V with less than 250µA typical quiescent current.



FIGURE 8. OPA347 in Noninverting Configuration Driving ADS7822.



FIGURE 9. Speech Bandpass Filtered Data Acquisition System.

![](_page_9_Picture_5.jpeg)

#### **OPA2347 WCSP PACKAGE**

The OPA2347YED and OPA2347YZDR are die-level packages using bump-on-pad technology. The OPA2347YED device has tin-lead balls; the OPA2347YZDR has lead-free balls. Unlike devices that are in plastic packages, these devices have no molding compound, lead frame, wire bonds, or leads. Using standard surface-mount assembly procedures, the WCSP can be mounted to a printed circuit board without additional under fill. Figures 10 and 11 detail pinout and package marking.

![](_page_10_Figure_2.jpeg)

FIGURE 10. Pin Description.

![](_page_10_Figure_4.jpeg)

FIGURE 11. Top View Package Marking.

#### PHOTOSENSITIVITY

Although the OPA2347YED/YZD package has a protective backside coating that reduces the amount of light exposure on the die, unless fully shielded, ambient light will still reach the active region of the device. Input bias current for the OPA2347YED/YZD package is specified in the absence of light. Depending on the amount of light exposure in a given application, an increase in bias current, and possible increases in offset voltage should be expected. In circuit board tests under ambient light conditions, a typical increase in bias current reached 100pA. Flourescent lighting may introduce noise or hum due to their time varying light output. Best practice should include end-product packaging that provides shielding from possible light souces during operation.

#### **RELIABILITY TESTING**

To ensure reliability, the OPA2347YED and OPA2347YZDR devices have been verified to successfully pass a series of reliability stress tests. A summary of JEDEC standard reliability tests is shown in Table I.

TEST	CONDITION	ACCEPT CRITERIA (ACTUAL)	SAMPLE SIZE
Temperature Cycle	–40°C to 125°C, 1 Cycle/hr, 15 Minute Ramp <sup>(1)</sup> 10 Minute Dwell	500 (1600) Cycles, R < 1.2X from R <sub>0</sub>	36
Drop	50cm	10 (129) Drops, R < 1.2X from $R_0$	8
Key Push	100 Cycles/min, 1300 με, Displacement = 2.7mm Max	5K (6.23K) Cycles, R < 1.2X from $R_0$	8
3 Point Bend	Strain Rate 5 mm/min, 85 mm Span	$R < 1.2X$ from $R_0$	8
NOTE: (1) Per IPC970	1.		

TABLE I. Reliability Test Results.

![](_page_10_Picture_13.jpeg)

#### LAND PATTERNS AND ASSEMBLY

The recommended land pattern for the OPA2347YED package is detailed in Figure 12 with specifications listed in Table II. The maximum amount of force during assembly should be limited to 30 grams of force per bump.

![](_page_11_Figure_2.jpeg)

#### FIGURE 12. Recommended Land Area.

SOLDER PAD DEFINITION	COPPER PAD	SOLDER MASK OPENING	COPPER THICKNESS	STENCIL OPENING	STENCIL THICKNESS
Non-Solder Mask Defined (NSMD)	275μm (+0.0, –25μm)	375µm (+0.0, –25µm)	1 oz max	275µm X 275µm, sq	125µm Thick

NOTES: (1) Circuit traces from NSMD-defined PWB lands should be less tham 100µm (preferrably = 75µm) wide in the exposed area inside the solder mask opening. Wider trace widths will reduce device stand off and impact reliability. (2) Recommended solder paste is type 3 or type 4. (3) Best reliability results are achieved when the PWB laminate glass transistion temperature is above the operating range of the intended application. (4) For PWB using an Ni/Au surface finish, the gold thickness should be less than 0.5um to avoid solder embrittlement and a reduction in thermal fatigue performance. (5) Solder mask thickness should be less than 20um on top of the copper circuit pattern. (6) Best solder stencil performance will be achieved using laser-cut stencils with electro polishing. Use of chemically etched stencils results in inferior solder paste volume control. (7) Trace routing away from the WLCSP device should be balanced in X and Y directions to avoid unintentional component movement due to solder wetting forces.

TABLE II. Recommended Land Pattern.

![](_page_11_Picture_7.jpeg)

![](_page_12_Picture_1.jpeg)

www.ti.com

2-Apr-2012

#### **PACKAGING INFORMATION**

	Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
	OPA2347EA/250	ACTIVE	SOT-23	DCN	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
(	OPA2347EA/250G4	ACTIVE	SOT-23	DCN	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
	OPA2347EA/3K	ACTIVE	SOT-23	DCN	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
	OPA2347EA/3KG4	ACTIVE	SOT-23	DCN	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
	OPA2347UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
	OPA2347UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
(	DPA2347UA/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
(	DPA2347UA/2K5Q1	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	
	OPA2347UAG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
	OPA2347YEDR	OBSOLETE	DSBGA	YED	8		TBD	Call TI	Call TI	
	OPA2347YEDT	OBSOLETE	DSBGA	YED	8		TBD	Call TI	Call TI	
	OPA2347YZDR	ACTIVE	DSBGA	YZD	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	
	OPA2347YZDT	ACTIVE	DSBGA	YZD	8	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	
	OPA347NA/250	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
	OPA347NA/250G4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
	OPA347NA/3K	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
	OPA347NA/3KG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
	OPA347PA	ACTIVE	PDIP	Ρ	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	

![](_page_13_Picture_0.jpeg)

www.ti.com

2-Apr-2012

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
OPA347PAG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
OPA347SA/250	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
OPA347SA/250G4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
OPA347SA/3K	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
OPA347SA/3KG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
OPA347UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA347UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA347UA/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA347UAG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA4347EA/250	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA4347EA/250G4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA4347EA/2K5	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA4347EA/2K5G4	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA4347UA	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA4347UA/2K5	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA4347UA/2K5G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA4347UAG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

<sup>(1)</sup> The marketing status values are defined as follows:

![](_page_14_Picture_1.jpeg)

www.ti.com

2-Apr-2012

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS

![](_page_15_Figure_5.jpeg)

![](_page_15_Figure_6.jpeg)

#### TAPE DIMENSIONS

![](_page_15_Figure_8.jpeg)

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2347EA/250	SOT-23	DCN	8	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA2347EA/3K	SOT-23	DCN	8	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA2347UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA347SA/250	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
OPA347SA/3K	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
OPA347UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4347EA/250	TSSOP	PW	14	250	180.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
OPA4347EA/2K5	TSSOP	PW	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
OPA4347UA/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

Texas Instruments

www.ti.com

### PACKAGE MATERIALS INFORMATION

14-Jul-2012

![](_page_16_Figure_4.jpeg)

*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2347EA/250	SOT-23	DCN	8	250	203.0	203.0	35.0
OPA2347EA/3K	SOT-23	DCN	8	3000	203.0	203.0	35.0
OPA2347UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA347SA/250	SC70	DCK	5	250	203.0	203.0	35.0
OPA347SA/3K	SC70	DCK	5	3000	203.0	203.0	35.0
OPA347UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA4347EA/250	TSSOP	PW	14	250	210.0	185.0	35.0
OPA4347EA/2K5	TSSOP	PW	14	2500	367.0	367.0	35.0
OPA4347UA/2K5	SOIC	D	14	2500	367.0	367.0	38.0

P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE

![](_page_17_Figure_3.jpeg)

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.

![](_page_17_Picture_6.jpeg)

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE

![](_page_18_Figure_3.jpeg)

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-178 Variation AA.

![](_page_18_Picture_8.jpeg)

DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE

![](_page_19_Figure_3.jpeg)

NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

![](_page_19_Picture_9.jpeg)

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE

![](_page_20_Figure_3.jpeg)

- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AA.

![](_page_20_Picture_8.jpeg)

### LAND PATTERN DATA

![](_page_21_Figure_1.jpeg)

NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

![](_page_21_Picture_7.jpeg)

DCN (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)

![](_page_22_Figure_3.jpeg)

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Package outline exclusive of metal burr & dambar protrusion/intrusion.
- D. Package outline inclusive of solder plating.
- E. A visual index feature must be located within the Pin 1 index area.
- F. Falls within JEDEC MO-178 Variation BA.
- G. Body dimensions do not include flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

![](_page_22_Picture_10.jpeg)

![](_page_23_Figure_1.jpeg)

- NOTES: A. All linear dimensions are in millimeters. Β. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers D. should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

![](_page_23_Picture_7.jpeg)

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE

![](_page_24_Figure_3.jpeg)

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.

![](_page_24_Picture_9.jpeg)

![](_page_25_Figure_1.jpeg)

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

![](_page_25_Picture_6.jpeg)

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE

![](_page_26_Figure_3.jpeg)

A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153

![](_page_26_Picture_8.jpeg)

![](_page_27_Figure_1.jpeg)

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

![](_page_27_Picture_7.jpeg)

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE

![](_page_28_Figure_3.jpeg)

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.

![](_page_28_Picture_9.jpeg)

![](_page_29_Figure_1.jpeg)

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

![](_page_29_Picture_6.jpeg)

YED (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY

![](_page_30_Figure_3.jpeg)

NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoStar™ package configuration.

 Devices in YED package can have dimension D ranging from 1.94 to 2.65 mm and dimension E ranging from 0.94 to 1.65 mm. To determine the exact package size of a particular device, refer to the device datasheet or contact a local TI representative.
 E. Reference Product Data Sheet for array population.

- 4 x 2 matrix pattern is shown for illustration only.
- F. This package contains tin-lead (SnPb) balls. Refer to YZD (Drawing #4205057) for lead-free balls.

NanoStar is a trademark of Texas Instruments.

![](_page_30_Picture_12.jpeg)

YZD (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY

![](_page_31_Figure_3.jpeg)

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- Devices in YZD package can have dimension D ranging from 1.94 to 2.65 mm and dimension E ranging from 0.94 to 1.65 mm. To determine the exact package size of a particular device, refer to the device datasheet or contact a local TI representative.
- E. Reference Product Data Sheet for array population.  $4 \times 2$  matrix pattern is shown for illustration only.
- F. This package contains lead-free balls.
- Refer to YED (Drawing #4204180) for tin-lead (SnPb) balls.

NanoFree is a trademark of Texas Instruments.

![](_page_31_Picture_12.jpeg)

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

	Applications	
www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
amplifier.ti.com	Communications and Telecom	www.ti.com/communications
dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
dsp.ti.com	Energy and Lighting	www.ti.com/energy
www.ti.com/clocks	Industrial	www.ti.com/industrial
interface.ti.com	Medical	www.ti.com/medical
logic.ti.com	Security	www.ti.com/security
power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
microcontroller.ti.com	Video and Imaging	www.ti.com/video
www.ti-rfid.com		
www.ti.com/omap	TI E2E Community	e2e.ti.com
www.ti.com/wirelessconnectivity		
	www.ti.com/audio amplifier.ti.com dataconverter.ti.com www.dlp.com dsp.ti.com dsp.ti.com www.ti.com/clocks interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com www.ti-rfid.com www.ti.com/omap www.ti.com/wirelessconnectivity	Applicationswww.ti.com/audioAutomotive and Transportationamplifier.ti.comCommunications and Telecomdataconverter.ti.comComputers and Peripheralswww.dlp.comConsumer Electronicsdsp.ti.comEnergy and Lightingwww.ti.com/clocksIndustrialinterface.ti.comMedicallogic.ti.comSpace, Avionics and Defensemicrocontroller.ti.comVideo and Imagingwww.ti-rfid.comTI E2E Communitywww.ti.com/wirelessconnectivityTitest Community

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated