


### Features


- Advanced Process Technology
- Ultra Low On-Resistance
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Tjmax

### Description

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.

### HEXFET® Power MOSFET

	$V_{DSS} = 75V$
	$R_{DS(on)} = 4.5m\Omega^{\circ}$
	$I_D = 90A$



### Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, $V_{GS} @ 10V$ (Silicon Limited)	170	A
$I_D @ T_C = 100^{\circ}C$	Continuous Drain Current, $V_{GS} @ 10V$ (See Fig. 9)	120	
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, $V_{GS} @ 10V$ (Package Limited)	90	
$I_{DM}$	Pulsed Drain Current ①	680	
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	310	W
	Linear Derating Factor	2.0	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
$E_{AS}$	Single Pulse Avalanche Energy (Thermally Limited) ②	520	mJ
$E_{AS}$ (tested)	Single Pulse Avalanche Energy Tested Value ③	690	
$I_{AR}$	Avalanche Current ④	See Fig.12a,12b,15,16	A
$E_{AR}$	Repetitive Avalanche Energy ⑤		mJ
$T_J$	Operating Junction and	-55 to + 175	°C
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds		
	Mounting torque, 6-32 or M3 screw	300 (1.6mm from case )	
		10 lbf•in (1.1N•m)	



### Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ⑥	—	0.49	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface ⑦	0.24	—	
$R_{\theta JA}$	Junction-to-Ambient ⑧	—	40	

HEXFET® is a registered trademark of International Rectifier.


[www.irf.com](http://www.irf.com)

Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)


	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	75	—	—	V	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta V_{\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.069	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	3.5	4.5	$\text{m}\Omega$	$V_{\text{GS}} = 10\text{V}, I_D = 90\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$
$g_{\text{fs}}$	Forward Transconductance	180	—	—	S	$V_{\text{DS}} = 25\text{V}, I_D = 90\text{A}$
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	20	$\mu\text{A}$	$V_{\text{DS}} = 75\text{V}, V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 75\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	200	nA	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-200		$V_{\text{GS}} = -20\text{V}$
$Q_g$	Total Gate Charge	—	180	270	nC	$I_D = 90\text{A}$
$Q_{\text{gs}}$	Gate-to-Source Charge	—	46	—		$V_{\text{DS}} = 60\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	—	65	—		$V_{\text{GS}} = 10\text{V}$ ④
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	19	—		ns
$t_r$	Rise Time	—	140	—		$V_{\text{DD}} = 38\text{V}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	97	—		$I_D = 90\text{A}$
$t_f$	Fall Time	—	100	—		$R_G = 2.5\Omega$
$L_D$	Internal Drain Inductance	—	5.0	—	nH	$V_{\text{GS}} = 10\text{V}$ ④
$L_S$	Internal Source Inductance	—	13	—		Between lead, 6mm (0.25in.) from package and center of die contact
$C_{\text{iss}}$	Input Capacitance	—	7500	—		
$C_{\text{oss}}$	Output Capacitance	—	970	—		$V_{\text{GS}} = 0\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	510	—		$V_{\text{DS}} = 25\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	3640	—		$f = 1.0\text{MHz}$ , See Fig. 5
$C_{\text{oss}}$	Output Capacitance	—	650	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 1.0\text{V}, f = 1.0\text{MHz}$
$C_{\text{oss eff.}}$	Effective Output Capacitance	—	1020	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 60\text{V}, f = 1.0\text{MHz}$
<b>Diode Characteristics</b>						
	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	90	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{\text{SM}}$	Pulsed Source Current (Body Diode) ①	—	—	680		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 90\text{A}, V_{\text{GS}} = 0\text{V}$ ④
$t_{rr}$	Reverse Recovery Time	—	41	61	ns	$T_J = 25^\circ\text{C}, I_F = 90\text{A}, V_{\text{DD}} = 38\text{V}$
$Q_{rr}$	Reverse Recovery Charge	—	59	89	nC	$di/dt = 100\text{A}/\mu\text{s}$ ④
$t_{\text{on}}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

## Notes:


- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11).
- ② Limited by  $T_{J\text{max}}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L=0.13\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 90\text{A}$ ,  $V_{\text{GS}} = 10\text{V}$ . Part not recommended for use above this value.
- ③  $I_{\text{SD}} \leq 90\text{A}$ ,  $di/dt \leq 340\text{A}/\mu\text{s}$ ,  $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$ .
- ④ Pulse width  $\leq 1.0\text{ms}$ ; duty cycle  $\leq 2\%$ .
- ⑤  $C_{\text{oss eff.}}$  is a fixed capacitance that gives the same charging time as  $C_{\text{oss}}$  while  $V_{\text{DS}}$  is rising from 0 to 80%  $V_{\text{DSS}}$ .
- ⑥ Limited by  $T_{J\text{max}}$ , see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.
- ⑦ This value determined from sample failure population. 100% tested to this value in production.
- ⑧  $R_0$  is measured at  $T_J$  of approximately  $90^\circ\text{C}$ .




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Typical Forward Transconductance vs. Drain Current

# IRFP2907Z


International  
Rectifier




**Fig 5.** Typical Capacitance vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area



**Fig 9.** Maximum Drain Current vs.  
Case Temperature




**Fig 10.** Normalized On-Resistance  
vs. Temperature




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

# IRFP2907Z


International  
Rectifier




**Fig 12a.** Unclamped Inductive Test Circuit



**Fig 12b.** Unclamped Inductive Waveforms




**Fig 13a.** Basic Gate Charge Waveform




**Fig 13b.** Gate Charge Test Circuit

6




**Fig 12c.** Maximum Avalanche Energy vs. Drain Current




**Fig 14.** Threshold Voltage vs. Temperature

[www.irf.com](http://www.irf.com)



**Fig 15.** Typical Avalanche Current Vs.Pulsewidth



**Fig 16.** Maximum Avalanche Energy vs. Temperature

[www.irf.com](http://www.irf.com)


**Notes on Repetitive Avalanche Curves , Figures 15, 16:  
(For further info, see AN-1005 at [www.irf.com](http://www.irf.com))**

1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6.  $I_{av}$  = Allowable avalanche current.
7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as  $25^\circ\text{C}$  in Figure 15, 16).
- $t_{av}$  = Average time in avalanche.
- $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$
- $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see figure 11


$$P_{D(ave)} = 1/2 ( 1.3 \cdot BV \cdot I_{av} ) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$


$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$



**Fig 17.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs



**Fig 18a.** Switching Time Test Circuit




**Fig 18b.** Switching Time Waveforms

International  
**IS&R** Rectifier

**IRFP2907Z**

## TO-247AC Package Outline


Dimensions are shown in millimeters (inches)



## TO-247AC Part Marking Information

Notes: This part marking information applies to devices produced before 02/26/2001 or for parts manufactured in GB.


EXAMPLE: THIS IS AN IRFPE30  
WITH ASSEMBLY  
LOT CODE 3A1Q



Notes: This part marking information applies to devices produced after 02/26/2001

EXAMPLE: THIS IS AN IRFPE30  
WITH ASSEMBLY  
LOT CODE 5657  
ASSEMBLED ON WW 35, 2000  
IN THE ASSEMBLY LINE 'H'

**Note:** "P" in assembly line position indicates "Lead-Free"



**TO-247AC package is not recommended for Surface Mount Application.**

Data and specifications subject to change without notice.  
This product has been designed and qualified for the Automotive [Q101] market.  
Qualification Standards can be found on IR's Web site.

# International **ICR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 06/04

Note: For the most current drawings please refer to the IR website at:  
<http://www.irf.com/package/>