


Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	60				
R _{DS(on)} (Ω)	V _{GS} = 5.0 V 0.10				
Q _g (Max.) (nC)	18				
Q _{gs} (nC)	4.5				
Q _{gd} (nC)	12				
Configuration	Single				





N-Channel MOSFET

D

FEATURES

- Dynamic dV/dt Rating
- For Automatic Insertion
- End Stackable
- Logic-Level Gate Drive
- R_{DS(on)} Specified at V_{GS} = 4 V and 5 V
- 175 °C Operating Temperature
- · Fast Switching
- Compliant to RoHS Directive 2002/95/EC

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4 pin DIP package is a low cost machine-insertiable case style which can be stacked in multiple combinations on standard 0.1" pin centers. The dual drain servers as a thermal link to the mounting surface for power dissipation levels up to 1 W.

ORDERING INFORMATION		
Package	HVMDIP	
Lead (Pb)-free	IRLD024PbF	
	SiHLD024-E3	
SnPb	IRLD024	
	SiHLD024	

ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C, ι	Inless other	wise noted)			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	60	v	
Gate-Source Voltage			V _{GS}	± 10	v	
Continuous Drain Current	Vac of E.O.V	T _A = 25 °C	– I _D	2.5		
Continuous Drain Current	V _{GS} at 5.0 V	T _A = 100 °C		1.8	А	
Pulsed Drain Current ^a			I _{DM}	20	1	
Linear Derating Factor				0.0083	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	91	mJ	
Maximum Power Dissipation	T _A = 25 °C		PD	1.3	W	
Peak Diode Recovery dV/dt ^c		dV/dt	4.5	V/ns		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 175			
Soldering Recommendations (Peak Temperature)	for	for 10 s		300 ^d	°C	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. V_{DD} = 25 V, starting T_J = 25 °C, L = 16 mH, R_g = 25 Ω , I_{AS} = 2.5 A (see fig. 12).

c. $I_{SD} \leq 17$ A, $dI/dt \leq 140$ A/µs, $V_{DD} \leq V_{DS}, \, T_J \leq 175 \ ^{\circ}C.$

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply





PARAMETER	SYMBOL	TYP		MAX.			UNIT		
Maximum Junction-to-Ambient	R _{thJA}	- 120			°C/W				
SPECIFICATIONS (T _J = 25 °C,	unless other	wise noted)							
PARAMETER	SYMBOL	TES		ONS	MIN.	TYP.	MAX.	UNI	
Static									
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 2	50 µA	60	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, l	_D = 1 mA	-	0.060	-	V/°0	
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 2	50 µA	1.0	-	2.0	V	
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 10 \	/	-	-	± 100	nA	
Zene Osta Maltana Durin Ormani		$V_{DS} = 60 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		-	-	25			
Zero Gate Voltage Drain Current	IDSS	V _{DS} = 48 V	$V_{GS} = 0 V,$	T _J = 150 °C	-	-	250	μA	
	5	V _{GS} = 5.0 V	I _D	= 1.5A ^b	-	-	0.10		
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 4.0 V	I _D :	= 1.3 A ^b	-	-	0.14	Ω	
Forward Transconductance	9 _{fs}	V _{DS} =	= 25 V, I _D = ⁻	1.5 A ^b	3.7	-	-	S	
Dynamic								1	
Input Capacitance	C _{iss}		$V_{22} = 0 V_{22}$		-	870	-		
Output Capacitance	C _{oss}	$V_{GS} = 0 V V_{DS} = 25 V f = 1.0 MHz, see fig. 5$		-	360	-	pF		
Reverse Transfer Capacitance	C _{rss}			-	53	-			
Total Gate Charge	Qg	V _{GS} = 5.0 V I _D = 17 A, V _{DS} = 48 V see fig. 6 and 13 ^b			-	-	18		
Gate-Source Charge	Q _{gs}			-	-	4.5	nC		
Gate-Drain Charge	Q _{gd}		see fig. 6 and 130		-	-	12	1	
Turn-On Delay Time	t _{d(on)}		1		-	11	-		
Rise Time	t _r	V _{DD} = 30 V, I _D = 17 A		-	110	-	1		
Turn-Off Delay Time	t _{d(off)}			see fig. 10 ^b	-	23	-	ns	
Fall Time	t _f			-	41	-	1		
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.0	-			
Internal Source Inductance	L _S			-	6.0	-	nH		
Drain-Source Body Diode Characteristic	s								
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the		-	-	2.5	A		
Pulsed Diode Forward Currenta	I _{SM}	p - n junction diode			-	-	20		
Body Diode Voltage	V _{SD}	T _J = 25 °C	, I _S = 2.5 A,	V _{GS} = 0 V ^b	-	-	1.5	V	
Body Diode Reverse Recovery Time	t _{rr}	- $T_J = 25 \text{ °C}, I_F = 17 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}^b$		-	110	260	ns		
Body Diode Reverse Recovery Charge	Q _{rr}			π = 100 A/μs ^o	-	0.49	1.5	μΟ	
Forward Turn-On Time	t _{on}	Intrinsic tu	Irn-on time is	s negligible (turn	on is dor	ninated by	/ L _S and I	_D)	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 $\mu s;$ duty cycle \leq 2 %.



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, $T_A = 25$ °C




Fig. 2 - Typical Output Characteristics, $T_A = 175 \ ^{\circ}C$




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area



Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Ambient Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit






Fig. 12b - Unclamped Inductive Waveforms










Fig. 13b - Gate Charge Test Circuit



Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit




Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91308.



HVM DIP (High voltage)





	INCHES		MILLIN	IETERS
DIM.	MIN.	MAX.	MIN.	MAX.
А	0.310	0.330	7.87	8.38
E	0.300	0.425	7.62	10.79
L	0.270	0.290	6.86	7.36
ECN: X10-0386-Rev. B, 0 DWG: 5974	06-Sep-10			

Note

1. Package length does not include mold flash, protrusions or gate burrs. Package width does not include interlead flash or protrusions.



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.