

Data sheet acquired from Harris Semiconductor SCHS034C – Revised October 2003

CMOS Presettable Up/Down Counter

Binary or BCD-Decade
High-Voltage Types (20-Volt Rating)

■ CD4029B consists of a four-stage binary or BCD-decade up/down counter with provisions for look-ahead carry in both counting modes. The inputs consist of a single CLOCK, CARRY-IN (CLOCK ENABLE), BINARY/DECADE, UP/DOWN, PRESET ENABLE, and four individual JAM signals. Q1, Q2, Q3, Q4 and a CARRY OUT signal are provided as outputs.


A high PRESET ENABLE signal allows information on the JAM INPUTS to preset the counter to any state asynchronously with the clock. A low on each JAM line, when the PRESET-ENABLE signal is high, resets the counter to its zero count. The counter is advanced one count at the positive transition of the clock when the CARRY-IN and PRE-SET ENABLE signals are low. Advancement is inhibited when the CARRY-IN or PRESET ENABLE signals are high. The CARRY-OUT signal is normally high and goes low when the counter reaches its maximum count in the UP mode or the minimum count in the DOWN mode provided the CARRY-IN signal is low. The CARRY-IN signal in the low state can thus be considered a CLOCK ENABLE. The CARRY-IN terminal must be connected to VSS when not in use.

Binary counting is accomplished when the BINARY/DECADE input is high; the counter counts in the decade mode when the BINARY/DECADE input is low. The counter counts up when the UP/DOWN input is high, and down when the UP/DOWN input is low. Multiple packages can be connected in either a parallel-clocking or a ripple-clocking arrangement as shown in Fig. 17.

Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple-clocking allows for longer clock input rise and fall times.

The CD4029B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

CD4029B Terminal Diagram



CD4029B Types

Features:

- Medium-speed operation . . . 8 MHz (typ.)
 © C_L = 50 pF and V_{DD}-V_{SS} = 10 V
- Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times
- "Preset Enable" and individual "Jam" inputs provided
- Binary or decade up/down counting
- BCD outputs in decade mode
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range)

1 V at VDD = 5 V


2 V at V_{DD} = 10 V

2.5 V at V_{DD} = 15 V

 Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- Programmable binary and decade counting/frequency synthesizers-BCD output
- Analog to digital and digital to analog conversion
- Up/Down binary counting
- Magnitude and sign generation
- Up/Down decade counting
- Difference counting



RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	C	V _{DD}	LIN	UNITS	
		(v)	Min.	Max.	
Supply-Voltage Ran Temperature Rang	nge (For T _A = Full Package- ge)	-	3	18	V
Setup Time t _{SU} : Càrry-In		5 10 15	200 70 60	_ _ _	
U/D or B/D		5 10 15	340 140 100	- - -	ns
Clock Pulse Width,	ťw	5 10 15	180 90 60	- - -	,,,
Preset Enable Pulse	Width, t _W	5 10 15	130 70 50	- - -	
Clock Input Freque	ncy, fCL	5 10 15	_ _ _	2 4 5.5	MHz
Clock Rise and Fall	Time, t _r CL, t _f CL	5 10 15	- - -	15	μs

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	500mW
F	
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$	Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package)	Types)
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package)	Types)
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	Types)
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package OPERATING-TEMPERATURE RANGE (T _A)	Types)

STATIC ELECTRICAL	CHARACTERISTICS

CHARAC- TERISTIC	CONDITIONS																		N I T
	v _o	VIN	V _{DD}					ļ	+25		s								
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.									
Quiescent		0,5	5	5	5	150	150		0.04	5									
Device		0,10	10	10	10	300	300	_	0.04	10	μΑ								
Current,	-	0,15	15	20	20	600	600	_	0.04	20									
יטט וייום טטי.		0,20	20	100	100	3000	3000	_	0.08	100									
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-									
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_									
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-									
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mΑ								
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-									
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_									
I JOH WILL	13.5	0,15	15	-4.2	-4	-2.8	- 2.4	-3.4	-6.8	-									
Output Voltage:	_	0,5	5		0.		0	0.05											
Low-Level,	-	0,10	10		0	.05	_	0	0.05										
VOL Max.	_	0,15	15		0.	-	0	0.05	V										
Output	-	0,5	5		4.	4.95	5	_											
Voltage: High-Level,	_	0,10	10		9.	.95		9.95	10	_									
VOH Min.	_	0,15	15		14.	.95		14.95	15	-									
Input Low	0.5,4.5	-	5		•	1.5		_	-	1.5									
Voltage	1,9	_	10			3		_		3									
V _{IL} Max.	1.5,13.5	_	15			4		_	_	4	v								
Input High	0.5,4.5	_	5		3	3.5		3.5	_	_	_								
Voltage,	1,9	_	10			7		7	_	_									
V _{IH} Min.	1.5,13.5	1	15			11		11	_	_									
Input Current I _{1N} Max.	_	0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μА								




Fig. 1 — Typical output low (sink) current characteristics.




Fig. 2 — Minimum output low (sink) current characteristics.




Fig. 3 - Typical output high (source) current characteristics.




Fig. 4 — Minimum output high (source) current characteristics.




Fig. 5 — Typical transition time as a function of load capacitance.




Fig. 6 — Typical propagation delay times as a function of load capacitance (Q output).




Fig. 7 — Typical propagation delay time as a function of load capacitance (carry output).





Fig. 8 – Typical power dissipation as a function of frequency.






Fig. 10 - Timing diagram-binary mode.

I CD40II QUAD 2 INPUT NAND GATE

92CS-1719\$R2





Fig. 9 - Logic diagram (cont'd).

Fig. 11 — Conversion of clock up, clock down input signals to clock and up/down input signals.

The CD4029B CLOCK and UP/DOWN inputs are used directly in most applications. In applications where CLOCK UP and CLOCK DOWN inputs are provided, conversion to the CD4029B CLOCK and UP/DOWN inputs can easily be realized by use of the circuit in Fig. 11.

CD4029B changes count on positive transitions of CLOCK UP or CLOCK DOWN inputs. For the gate configuration shown below, when counting up the CLOCK DOWN input must be maintained high and conversely when counting down the CLOCK UP input must be maintained high.



CD4029B Types

Fig. 12 - Timing diagram-decade mode.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, input t_f, t_f = 20 ns, C_ = 50 pF, R_ = 200 k Ω

CHARACTERISTIC	TEST CO	NDITIONS	ı	UNITS				
		V _{DD} (V)	Min.	Тур.	Max.			
Clocked Operation	.,							
Propagation Delay Time: tpHL, tpLH		5	_	250	500			
Q Output		10	_	120	240			
		15	_	90	180			
		5	_	280	560			
Carry Output		10	-	130	260			
	1	15	_	95	190	ns		
		5	-	100	200			
Transition Time: t _{THL} , t _{TLH}		10	-	50	100			
Q Outputs, Carry Output		15	_	40	80			
		5	-	90	180			
Minimum Clock Pulse Width, tw		10	_	45	90			
		15	-	30	60			
		5	_	_	15			
Clock Rise & Fall Time, t _F CL, t _f CL**		10	_	-	15	μs		
· '		15		_	15	'		
*		5	_	170	340			
Minimum Setup Times, ts		10	_	70	140	ns		
8/D or U/D		15	_	50	100			
		5	2	4	_			
Maximum Clock Input Frequency, fCL		10	4	8	_	MHz		
		15	5.5	11	- 1			
Input Capacitance, C _{IN}	Any Input	t	-	5	7.5	ρF		
Preset Enable								
		5		235	470			
Propagation Delay Time: tpHL, tpLH	<u> </u>	10	_	100	200			
Q Outputs	Ì	15	_	80	160			
		5		320	640			
Carry Output	İ	10		145	290			
	1	15	-	105	210	ns		
	1	5		65	130	112		
Minimum Preset Enable Pulse Width, tw	ŀ	10		35	70			
"	<u> </u>	15	-	25	50			
Marine D	Ì	5	_	100	200			
Minimum Preset Enable Removal Time, tron *	1	10	_	55	110			
rime, ^t rem*	1	15	-	40	80			
Carry Input								
Propagation Delay Time: tpHL, tpLH		5	_	170	340			
Carry Output		10	_	70	140	ns		
· · ·	1	15		50	100			
Min. HOLD Time	Ī	5	-	25	50	ns		
tµ*** Carry In	1	10		15	30			
	1	15	_	12	25	•		
Min Set-Up Time		5	_	100	200	ns		
t _s *** Carry in	İ	10	_	35	70			
a,	ł	15		30	60	1		

^{*} From Up/Down, Binary/Decode, Carry In, or Preset Enable Control Inputs to Clock Edge.




Fig. 13 - Power dissipation test circuit.




Fig. 14 - Quiescent-device current test circuit.




Fig. 15 - Input voltage test circuit.





Fig. 16 - Input current test circuit.


^{****}From Up/Lown, Binary/Jecode, Carry In, or Preset Enable Control injuris to Glock Edge.

***If more than one unit is cascaded in the parallel clocked application, t_vCL should be made less than or equal to the sum of the fixed propagation delay at 15 pF and the transition time of the carry output driving stage for the estimated capacitive load. This measurement was made with a decoupling capacitor (>1 µF) between V_{DD} and V_{SS}.

***From Carry In to Clock Edge




* CARRY OUT lines at the 2nd, 3rd, etc., stages may have a negative-going glitch pulse resulting from differential delays of different CD40298 fC's. These negative-going glitches do not affect proper CD40298 operation. However, if the CARRY OUT signals are used to trigger other edge-sensitive logic devices, such as FF's or counters, the CARRY OUT signals should be gated with the clock signal using a 2-input OR gate such as CD40718.



Ripple Clocking Mode:

The Up/Down control can be changed at any count. The only restriction on changing the Up/Down control is that the clock input to the first counting stage must be high. For cascading counters operating in a fixed up-count or down-count mode, the OR gates are not required between stages, and \overline{CO} is connected directly to the CL input of the next stage with \overline{CI} grounded.

Fig. 17 - Cascading counter packages.



Chip dimensions and pad layout for CD4029B

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).





29-Aug-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
8101602EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8101602EA CD4029BF3A	Samples
CD4029BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4029BE	Samples
CD4029BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4029BE	Samples
CD4029BF	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4029BF	Samples
CD4029BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8101602EA CD4029BF3A	Samples
CD4029BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4029BM	Samples
CD4029BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4029BM	Samples
CD4029BMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4029BM	Samples
CD4029BMT	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125	CD4029BM	Samples
CD4029BNSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4029B	Samples
CD4029BNSRE4	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4029B	Samples
CD4029BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM029B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

PACKAGE OPTION ADDENDUM



29-Aug-2015

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4029B, CD4029B-MIL:

Catalog: CD4029B

Military: CD4029B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS







A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

All difficultions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4029BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4029BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4029BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal

7 til diritoriororio di o riorini di							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4029BM96	SOIC	D	16	2500	333.2	345.9	28.6
CD4029BNSR	SO	NS	16	2000	367.0	367.0	38.0
CD4029BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity