

ATtiny102/ATtiny104

DATASHEET SUMMARY

Introduction

The Atmel[®] ATtiny102/ATtiny104 is a low-power CMOS 8-bit microcontroller based on the AVR[®] enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny102/ATtiny104 achieves throughputs close to 1 MIPS per MHz. This empowers system designer to optimize the device for power consumption versus processing speed.

Feature

High Performance, Low Power Atmel® AVR® 8-Bit Microcontroller Family

- Advanced RISC Architecture
 - 54 Powerful Instructions
 - Mostly Single Clock Cycle Execution
 - 16 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 12 MIPS Throughput at 12MHz
- Non-volatile Program and Data Memories
 - 1024 Bytes of In-system Programmable Flash Program Memory
 - 32 Bytes Internal SRAM
 - Flash Write/Erase Cycles: 10,000
 - Data Retention: 20 Years at 85°C / 100 Years at 25°C
 - Self-programming Flash on Full Operating Voltage Range (1.8 5.5V)
- Peripheral Features
 - One 16-bit Timer/Counter (TC) with Prescaler, Input Capture,
 Two Output Capture and Two PWM Channels
 - Programmable Watchdog Timer (WDT) with Separate On-chip Oscillator
 - Selectable Internal Voltage References: 1.1V, 2.2V and 4.3V
 - 10-bit ADC with 8-channels/14-pin and 5-channel/8-pin Package Options
 - On-chip Analog Comparator (AC)
 - Serial Communication Module: USART

- Special Microcontroller Features
 - In-system Programmable
 - External Programming (2.7 5.5V)
 - Self Programming (1.8 5.5V)
 - External and Internal Interrupt Sources
 - Low Power Idle, ADC Noise Reduction, and Power-pown Modes
 - Enhanced Power-on Reset Circuit
 - Programmable Supply Voltage Level Monitor with Interrupt and Reset
 - Accurate Internal Calibrated Oscillator
 - Fast and Normal Start-up Time Options Available
 - Individual Serial Number to Represent a Unique ID.
- I/O and Packages
 - 12 Programmable I/O Lines for ATtiny104 and 6 Programmable I/O Lines for ATtiny102
 - 8-pin UDFN (ATtiny102)
 - 8-pin SOIC150 (ATtiny102)
 - 14-pin SOIC150 (ATtiny104)
- Operating Voltage
 - 1.8 5.5V
- Temperature Range
 - -40 to +125°C
- Speed Grades
 - 0 4MHz at 1.8 5.5V
 - 0 8MHz at 2.7 5.5V
 - 0 12MHz at 4.5 5.5V



Table of Contents

Int	roduction	1					
Fe	eature	1					
1.	Description						
2.	Configuration Summary						
3.	Ordering Information6						
4.	Block Diagram7						
5.	Pin Configurations	8					
	5.1. Pin Descriptions	8					
6.	I/O Multiplexing	10					
7.	General Information	11					
	7.1. Resources	11					
	7.2. Data Retention	11					
	7.3. About Code Examples	11					
8.	Packaging Information						
	8.1. 8-pin UDFN	12					
	8.2. 8-pin SOIC150	13					
	8.3. 14-pin SOIC150	14					

1. Description

The Atmel®AVR® core combines a rich instruction set with 16 general purpose working registers. All the 16 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The device provides the following features: 1024 Bytes of In-System Programmable Flash with Read-While-Write capabilities, 32 Bytes SRAM, 6/12 general purpose I/O lines for ATtiny102/ATtiny104, 16 general purpose working registers, a 16-bit Timer/Counters (TC) with compare modes, internal and external interrupts, one serial programmable USART, a programmable Watchdog Timer with internal Oscillator and three software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, TC, USART, ADC, Analog Comparator (AC), and interrupt system to continue functioning. ADC Noise Reduction mode minimizes switching noise during ADC conversions by stopping the CPU and all I/O modules except the ADC. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset.

The device is manufactured using Atmel's high density Non-Volatile Memory (NVM) technology. The onchip, in-system programmable Flash allows program memory to be re-programmed in-system by a conventional, NVM programmer.

The device is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kit.



2. Configuration Summary

	ATtiny102	ATtiny104		
Pin Count	8	14		
Flash (Bytes)	1024	1024		
SRAM (Bytes)	32	32		
EEPROM (Bytes)	-	-		
General Purpose I/O-pins (GPIOs)	6	12		
USART	1	1		
Analog-to-Digital Converter (ADC) / Channels	10-bit ADC with 5-channel	10-bit ADC with 8-channels		
Analog Comparators (AC) Channels	1	1		
AC Propagation Delay	75-750ns	75-750ns		
16-bit Timer Counter (TC) Instances	1	1		
PWM Channels	2	2		
RC Oscillator	+/-2 %	+/-2 %		
Internal Voltage Reference	1.1V/2.2V/4.3V	1.1V/2.2V/4.3V		
Operating Voltage	1.8 - 5.5V			
Max Operating Frequency (MHz)	12			
Temperature Range	-40°C to +125°C			
Packages	8-pin UDFN	14-pin SOIC150		
	8-pin SOIC150			



3. Ordering Information

Speed [MHz]	Power Supply [V]	Ordering Code	Package	Operational Range		
12	1.8 -5.5	ATtiny102-M7R	8 pad UDFN	Industrial (-40°C to +105°C)		
		ATtiny102F-M7R ⁽¹⁾	8 pad UDFN			
		ATtiny102-SSNR	8 pin SOIC150			
		ATtiny102F-SSNR ⁽¹⁾	8 pin SOIC150			
		ATtiny104-SSNR	14 pin SOIC150			
		ATtiny104F-SSNR ⁽¹⁾	14 pin SOIC150			
		ATtiny102-M8R	8 pad UDFN	Industrial (-40°C to +125°C)		
		ATtiny102F-M8R ⁽¹⁾	8 pad UDFN			
		ATtiny102-SSFR	8 pin SOIC150			
		ATtiny102F-SSFR ⁽¹⁾	8 pin SOIC150			
		ATtiny104-SSFR	14 pin SOIC150			
		ATtiny104F-SSFR ⁽¹⁾	14 pin SOIC150			

Note:


1. ATtiny104F-xxx and ATtiny102F-xxx have the fast start-up time option.

Package Type							
8 pad UDFN	8-pad, 2 x 3 x 0.6mm Body, Thermally Enhanced Plastic Ultra Thin Dual Flat No-Lead Package (UDFN)						
8 pin SOIC150	8-lead, 0.150" Wide Body, Plastic Gull Wing Small Outline (JEDEC SOIC)						
14 pin SOIC150	14-lead, 1.27mm Pitch, 8.65 x 3.90 x 1.60mm Body Size, Plastic Small Outline Package (SOIC)						



4. Block Diagram

Figure 4-1. Block Diagram





5. Pin Configurations

Figure 5-1. Pin-Out of 8-Pin UDFN




Figure 5-2. Pin-Out of 8-Pin SOIC150





Figure 5-3. Pin-Out of 14-Pin SOIC150



5.1. Pin Descriptions

5.1.1. VCC

Digital supply voltage.

5.1.2. GND

Ground.

5.1.3. Port A (PA[7:0])

This is a 8-bit, bi-directional I/O port with internal pull-up resistors, individually selectable for each bit. The output buffers have symmetrical drive characteristics, with both high sink and source capability. As inputs,



the port pins that are externally pulled low will source current if pull-up resistors are activated. Port pins are tri-stated when a reset condition becomes active, even if the clock is not running.

5.1.4. Port B (PB[3:0])

This is a 4-bit, bi-directional I/O port with internal pull-up resistors, individually selectable for each bit. The output buffers have symmetrical drive characteristics, with both high sink and source capability. As inputs, the port pins that are externally pulled low will source current if pull-up resistors are activated. Port pins are tri-stated when a reset condition becomes active, even if the clock is not running.

5.1.5. **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running and provided the reset pin has not been disabled. The minimum pulse length is given in *System and Reset Characteristics of Electrical Characteristics*. Shorter pulses are not guaranteed to generate a reset.

The reset pin can also be used as a (weak) I/O pin.



6. I/O Multiplexing

Each pin is by default controlled by the PORT as a general purpose I/O and alternatively it can be assigned to one of the peripheral functions. The following table describes the peripheral signals multiplexed to the PORT I/O pins.

Table 6-1. PORT Function Multiplexing

14-pin	8-pin	Pin name	Special	INT ⁽²⁾	ADC ⁽²⁾	AC	USART	Timer	Programming ⁽⁷⁾
1	1	VCC							
2	2	PA[0] ⁽¹⁾	CLKI	PCINT0	ADC0	AIN0		T0	TPICLK
3	3	PA[1] ⁽⁴⁾		PCINT1	ADC1	AIN1		OC0B	TPIDATA
4	4	PA[2]	RESET	PCINT2					RESET
5	-	PA[3] ⁽⁸⁾		PCINT3				OC0A	
6	-	PA[4] ⁽⁸⁾		PCINT4				ICP0	
7	-	PA[5] ⁽⁴⁾⁽⁸⁾		PCINT5	ADC2			OC0B	
8	-	PA[6]		PCINT6	ADC3				
9	-	PA[7]		PCINT7					
10	-	PB[0]		PCINT8	ADC4				
11	5	PB[1] ⁽⁵⁾	CLKO	PCINT9/INT0	ADC5		XCK0	OC0A	
12	6	PB[2] ⁽⁶⁾		PCINT10	ADC6		TxD0	ICP0	
13	7	PB[3] ⁽³⁾⁽⁸⁾		PCINT11	ADC7	ACO	RxD0	T0	
14	8	GND							

Note:

- 1. Priority of CLKI is higher than ADC0. When EXT_CLK is enabled, ADC channel will not work and DIDR0 will not disable the digital input buffer.
- 2. When both PCINT and the corresponding ADC channel are enabled, the digital input buffer will not be disabled.
- 3. When ACO is enabled, ADC, TC and USART RX inputs are not disabled.
- 4. When OC0B is enabled, ADC and AC will continue to receive inputs on that channel if enabled.
- 5. When CLKO is enable in PB[1], OCA will get lower priority.
- 6. When USART is enabled, the users must ensure that ADC channel corresponding to the TxD0 pin is not used. Because DIDR0 register will only control the input buffer, not the output part.
- 7. During reset/external programming, all pins are treated as inputs and outputs are disabled.
- 8. Alternative location when enabling T/C Remap



7. General Information

7.1. Resources

A comprehensive set of development tools, application notes, and datasheets are available for download on http://www.atmel.com/avr.

7.2. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.


7.3. About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Confirm with the C compiler documentation for more details.




8. Packaging Information

8.1. 8-pin UDFN






8-pin SOIC150 8.2.




TOP VIEW



SIDE VIEW

Notes: This drawing is for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.



END VIEW

COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	1.35	_	1.75	
A1	0.10	-	0.25	
b	0.31	_	0.51	
С	0.17	_	0.25	
D	4.80	_	5.05	
E1	3.81	_	3.99	
Е	5.79	_	6.20	
е				
L	0.40	_	1.27	
Ø	0°	_	8°	

GPC

SWB

6/22/11

Atmel

Package Drawing Contact: packagedrawings@atmel.com TITLE


8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC)

DRAWING NO. REV.

8S1 G



8.3. 14-pin SOIC150

















Atmel Corporation

1600 Technology Drive, San Jose, CA 95110 USA

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, AVR® and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.

^{© 2016} Atmel Corporation. / Rev.: Atmel-42505B-ATtiny102/104_Datasheet_Summary-06/2016