# ATmega128A

# **Atmel**

8-bit Microcontroller with 128Kbytes In-System Programmable Flash

# **DATASHEET SUMMARY**

# **Features**

- High-performance, Low-power Atmel<sup>®</sup> AVR<sup>®</sup> 8-bit Microcontroller
- Advanced RISC Architecture
  - 133 Powerful Instructions Most Single Clock Cycle Execution
  - 32 × 8 General Purpose Working Registers + Peripheral Control Registers
  - Fully Static Operation
  - Up to 16MHz Throughput at 16MIPS
  - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
  - 128Kbytes of In-System Self-programmable Flash program memory
  - 4Kbytes EEPROM
  - 4Kbytes Internal SRAM
  - Write/Erase cycles: 10,000 Flash/100,000 EEPROM
  - Data retention: 20 years at 85°C/100 years at 25°C<sup>(1)</sup>
  - Optional Boot Code Section with Independent Lock Bits
    - · In-System Programming by On-chip Boot Program
    - True Read-While-Write Operation
  - Up to 64 Kbytes Optional External Memory Space
  - Programming Lock for Software Security
  - SPI Interface for In-System Programming
- JTAG (IEEE std. 1149.1 Compliant) Interface
  - Boundary-scan Capabilities According to the JTAG Standard
  - Extensive On-chip Debug Support
  - Programming of Flash, EEPROM, Fuses and Lock Bits through the JTAG Interface
- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
  - Two Expanded 16-bit Timer/Counters with Separate Prescaler, Compare Mode and Capture Mode
  - Real Time Counter with Separate Oscillator
  - Two 8-bit PWM Channels
  - 6 PWM Channels with Programmable Resolution from 2 to 16 Bits
  - Output Compare Modulator
  - 8-channel, 10-bit ADC
    - 8 Single-ended Channels
    - 7 Differential Channels
    - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
  - Byte-oriented Two-wire Serial Interface
  - Dual Programmable Serial USARTs
  - Master/Slave SPI Serial Interface

- Programmable Watchdog Timer with On-chip Oscillator
- On-chip Analog Comparator
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated RC Oscillator
  - External and Internal Interrupt Sources
  - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
  - Software Selectable Clock Frequency
  - ATmega103 Compatibility Mode Selected by a Fuse
  - Global Pull-up Disable
- I/O and Packages
  - 53 Programmable I/O Lines
  - 64-lead TQFP and 64-pad QFN/MLF
- Operating Voltages
  - 2.7V 5.5V
- Speed Grades
  - \_ 0 16MHz



# 1. Pin Configurations

Figure 1-1. **Pinout ATmega128A** (ADC5/TMS) ADC4/TCK) ADC6/TD0 ADC7/TDI (ADC2) ADC0 ADC3 ADC1 (AD1) PA0 (AD0) (AD2) AVCC AREF GND PF6 GND PA1 PA2 ម្រ VCC PF7 63 62 60 59 57 57 55 55 53 53 53 53 50 50 49 64 61 PEN [ 48 🗆 PA3 (AD3) 1 0 RXD0/(PDI) PE0 2 47 🗋 PA4 (AD4) (TXD0/PDO) PE1 3 46 🗌 PA5 (AD5) (XCK0/AIN0) PE2 4 45 🗋 PA6 (AD6) (OC3A/AIN1) PE3 5 44 🗋 PA7 (AD7) (OC3B/INT4) PE4 6 43 🗆 PG2(ALE) (OC3C/INT5) PE5 7 42 🗌 PC7 (A15) (T3/INT6) PE6 8 41 🗆 PC6 (A14) (ICP3/INT7) PE7 9 40 🗌 PC5 (A13) (<u>SS</u>) PB0 □ 10 39 🗆 PC4 (A12) (SCK) PB1 11 38 🗌 PC3 (A11) (MOSI) PB2 PC2 (A10) 12 37 (MISO) PB3 13 36 🗌 PC1 (A9) (OC0) PB4 [ 14 35 PC0 (A8) (OC1A) PB5 15  $34 \square PG1(\overline{RD})$ 33 135 16<sub>r</sub>  $\square PG0(\overline{WR})$ (OC1B) PB6 30 8 20 В С 8 2 24 ŝ g 6 5 2 XTAL2 PD3 PD6 TOSC2/PG3 TOSC1/PG4 VCC GND XTAL1 PD2 (ICP1) PD4 XCK1) PD5 PD7 OC2/OC1C) PB7 RESET SCL/INT0) PD0 PD1 (SDA/INT1) (T1) RXD1/INT2) TXD1/INT3) T2)

Note: The Pinout figure applies to both TQFP and MLF packages. The bottom pad under the QFN/MLF package should be soldered to ground.


# 2. Overview

The Atmel<sup>®</sup>AVR<sup>®</sup>ATmega128A is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega128A achieves throughputs approaching 1MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.



#### 2.1 **Block Diagram**

Figure 2-1. Block Diagram



The Atmel®AVR® core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be



ATmega 128A [DATASHEET] 4 Atmel-8151IS-8-bit-AVR-ATmega128A\_Datasheet Summary-08/2014

accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega128A provides the following features: 128 Kbytes of In-System Programmable Flash with Read-While-Write capabilities, 4 Kbytes EEPROM, 4 Kbytes SRAM, 53 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), four flexible Timer/Counters with compare modes and PWM, 2 USARTs, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega128A is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega128A AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

# 2.2 ATmega103 and ATmega128A Compatibility

The ATmega128A is a highly complex microcontroller where the number of I/O locations supersedes the 64 I/O locations reserved in the AVR instruction set. To ensure backward compatibility with the ATmega103, all I/O locations present in ATmega103 have the same location in ATmega128A. Most additional I/O locations are added in an Extended I/O space starting from \$60 to \$FF, (that is, in the ATmega103 internal RAM space). These locations can be reached by using LD/LDS/LDD and ST/STS/STD instructions only, not by using IN and OUT instructions. The relocation of the internal RAM space may still be a problem for ATmega103 users. Also, the increased number of interrupt vectors might be a problem if the code uses absolute addresses. To solve these problems, an ATmega103 compatibility mode can be selected by programming the fuse M103C. In this mode, none of the functions in the Extended I/O space are in use, so the internal RAM is located as in ATmega103. Also, the Extended Interrupt vectors are removed.

The Atmel<sup>®</sup>AVR<sup>®</sup>ATmega128A is 100% pin compatible with ATmega103, and can replace the ATmega103 on current Printed Circuit Boards. The application note "Replacing ATmega103 by ATmega128A" describes what the user should be aware of replacing the ATmega103 by an ATmega128A.

## 2.2.1 ATmega103 Compatibility Mode

By programming the M103C fuse, the ATmega128A will be compatible with the ATmega103 regards to RAM, I/O pins and interrupt vectors as described above. However, some new features in ATmega128A are not available in this compatibility mode, these features are listed below:



- One USART instead of two, Asynchronous mode only. Only the eight least significant bits of the Baud Rate Register is available.
- One 16 bits Timer/Counter with two compare registers instead of two 16-bit Timer/Counters with three compare registers.
- Two-wire serial interface is not supported.
- Port C is output only.
- Port G serves alternate functions only (not a general I/O port).
- Port F serves as digital input only in addition to analog input to the ADC.
- Boot Loader capabilities is not supported.
- It is not possible to adjust the frequency of the internal calibrated RC Oscillator.
- The External Memory Interface can not release any Address pins for general I/O, neither configure different wait-states to different External Memory Address sections.
- In addition, there are some other minor differences to make it more compatible to ATmega103:
- Only EXTRF and PORF exists in MCUCSR.
- Timed sequence not required for Watchdog Time-out change.
- External Interrupt pins 3 0 serve as level interrupt only.
- USART has no FIFO buffer, so data overrun comes earlier.

Unused I/O bits in ATmega103 should be written to 0 to ensure same operation in ATmega128A.

# 2.3 Pin Descriptions

## 2.3.1 VCC

Digital supply voltage.

## 2.3.2 GND

Ground.

## 2.3.3 Port A (PA7:PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega128A as listed on page 71.

# 2.3.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega128A as listed on page 72.

# 2.3.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.



Port C also serves the functions of special features of the ATmega128A as listed on page 74. In ATmega103 compatibility mode, Port C is output only, and the port C pins are **not** tri-stated when a reset condition becomes active.

Note: The Atmel<sup>®</sup>AVR<sup>®</sup> ATmega128A is by default shipped in ATmega103 compatibility mode. Thus, if the parts are not programmed before they are put on the PCB, PORTC will be output during first power up, and until the ATmega103 compatibility mode is disabled.

#### 2.3.6 Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega128A as listed on page 76.

#### 2.3.7 Port E (PE7:PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega128A as listed on page 78.

#### 2.3.8 Port F (PF7:PF0)

Port F serves as the analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a Reset occurs.

The TDO pin is tri-stated unless TAP states that shift out data are entered.

Port F also serves the functions of the JTAG interface.

In ATmega103 compatibility mode, Port F is an input Port only.

## 2.3.9 Port G (PG4:PG0)

Port G is a 5-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tristated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features.

The port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

In Atmel<sup>®</sup>AVR<sup>®</sup>ATmega103 compatibility mode, these pins only serves as strobes signals to the external memory as well as input to the 32kHz Oscillator, and the pins are initialized to PG0 = 1, PG1 = 1, and PG2 = 0 asynchronously when a reset condition becomes active, even if the clock is not running. PG3 and PG4 are oscillator pins.



## 2.3.10 **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in "System and Reset Characteristics" on page 306. Shorter pulses are not guaranteed to generate a reset.

## 2.3.11 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

#### 2.3.12 XTAL2

Output from the inverting Oscillator amplifier.

#### 2.3.13 AVCC

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to  $V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to  $V_{CC}$  through a low-pass filter.

#### 2.3.14 AREF

AREF is the analog reference pin for the A/D Converter.

#### 2.3.15 PEN

PEN is a programming enable pin for the SPI Serial Programming mode, and is internally pulled high. By holding this pin low during a Power-on Reset, the device will enter the SPI Serial Programming mode. PEN has no function during normal operation.



# 3. Resources

A comprehensive set of development tools, application notes, and datasheets are available for download on http://www.atmel.com/avr.

# 4. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

# 5. About Code Examples

This datasheet contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".



# 6. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(\$FF)	Reserved	-	-	-	-	-	-	-	-	
:	Reserved	-	-	_	_	_	_	_	_	
(\$9E)	Reserved	-	-	-	-	-	-	-	-	
(\$9D)	UCSR1C	-	UMSEL1	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	186
(\$9C)	UDR1	=	-			Data Register				184
(\$9B)	UCSR1A UCSR1B	RXC1	TXC1	UDRE1 UDRIE1	FE1 RXEN1	DOR1 TXEN1	UPE1	U2X1 RXB81	MPCM1	184
(\$9A) (\$99)	UBRR1L	RXCIE1	TXCIE1	UDRIET		Rate Register Lov	UCSZ12	RABOI	TXB81	185 188
(\$98)	UBRR1H	_	-	_		tate register Lot		Rate Register High	1	188
(\$97)	Reserved	-	-	-	-	-	-	-	-	
(\$96)	Reserved	-	-	-	-	_	_	_	_	
(\$95)	UCSR0C	-	UMSEL0	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	186
(\$94)	Reserved	-	-	-	-	-	-	-	-	
(\$93)	Reserved	-	-	-	-	_	_	_	_	
(\$92) (\$91)	Reserved	-	-	-	-	-	-	-	-	
(\$91)	Reserved UBRR0H	-	-	-	-	-	-	– Rate Register High	-	188
(\$90) (\$8F)	Reserved	_				-			-	100
(\$8E)	Reserved	_	_	_	_	_	_	_	_	
(\$8D)	Reserved	-	-	-	-	-	-	-	-	
(\$8C)	TCCR3C	FOC3A	FOC3B	FOC3C	-	-	-	-	-	134
(\$8B)	TCCR3A	COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	COM3C0	WGM31	WGM30	130
(\$8A)	TCCR3B	ICNC3	ICES3	-	WGM33	WGM32	CS32	CS31	CS30	132
(\$89)	TCNT3H				er/Counter3 – Cou					134
(\$88)	TCNT3L				er/Counter3 – Co		,			134
(\$87)	OCR3AH				unter3 – Output C	1 0	0,			135
(\$86) (\$85)	OCR3AL OCR3BH				unter3 – Output C unter3 – Output C					135 135
(\$85)	OCR3BL				unter3 – Output C unter3 – Output C	· · ·	· ·			135
(\$83)	OCR3CH				unter3 – Output C					135
(\$82)	OCR3CL				unter3 – Output C					135
(\$81)	ICR3H			Timer/0	Counter3 – Input (	Capture Register	High Byte			136
(\$80)	ICR3L			Timer/0	Counter3 – Input	Capture Register	Low Byte			136
(\$7F)	Reserved	-	-	-	-	_	-	-	-	
(\$7E)	Reserved	-	-	-	-	-	-	-	-	
(\$7D)	ETIMSK	-	-	TICIE3	OCIE3A	OCIE3B	TOIE3	OCIE3C	OCIE1C	137
(\$7C) (\$7B)	ETIFR Reserved	-		ICF3	OCF3A	OCF3B	TOV3 -	OCF3C	OCF1C	138
(\$7B) (\$7A)	TCCR1C	– FOC1A	FOC1B	FOC1C		-	-	-	-	133
(\$79)	OCR1CH	1001/1	10015		unter1 – Output C					135
(\$78)	OCR1CL				unter1 – Output C	· · ·	<i>, ,</i>			135
(\$77)	Reserved	-	-	_	-	_	_	_	_	
(\$76)	Reserved	-	-	-	-	-	-	-	-	
(\$75)	Reserved	-	-	-	-	-	-	-	-	
(\$74)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	214
(\$73)	TWDR	TIALAG			Two-wire Serial In	÷.		T\A/A O	TWOOD	216
(\$72) (\$71)	TWAR TWSR	TWA6 TWS7	TWA5 TWS6	TWA4 TWS5	TWA3 TWS4	TWA2 TWS3	TWA1	TWA0 TWPS1	TWGCE TWPS0	216 215
(\$70)	TWBR	11101	11/00		o-wire Serial Inte			TWEST	100500	215
(\$6F)	OSCCAL					bration Register	<u></u>			45
(\$6E)	Reserved	-	-	-	-	-	-	-	-	
(\$6D)	XMCRA	-	SRL2	SRL1	SRL0	SRW01	SRW00	SRW11		35
(\$6C)	XMCRB	XMBK	-	-	-	-	XMM2	XMM1	XMM0	36
(\$6B)	Reserved	-	-	-	-	-	-	_	-	
(\$6A)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	88
(\$69)	Reserved			-				-		070
(\$68) (\$67)	SPMCSR Reserved	SPMIE -	RWWSB		RWWSRE	BLBSET	PGWRT -	PGERS -	SPMEN -	272
(\$66)	Reserved	-	-	_	-		-	-	-	
(\$65)	PORTG	-	_	_	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	87
(\$64)	DDRG	-	-	-	DDG4	DDG3	DDG2	DDG1	DDG0	87
	PING	-	-	-	PING4	PING3	PING2	PING1	PING0	87
(\$63)					1					
(\$63)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	86
		PORTF7 DDF7 -	PORTF6 DDF6 -	PORTF5 DDF5 -	PORTF4 DDF4 -	PORTF3 DDF3 -	PORTF2 DDF2 -	PORTF1 DDF1 -	DDF0	86 86

Atmel

# 6. Register Summary (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$3F (\$5F)	SREG	I	Т	н	S	V	N	Z	С	11
\$3E (\$5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	14
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	14
\$3C (\$5C)	XDIV	XDIVEN	XDIV6	XDIV5	XDIV4	XDIV3	XDIV2	XDIV1	XDIV0	39
\$3B (\$5B)	RAMPZ	-	-	-	-	-	-	-	RAMPZ0	15
\$3A (\$5A)	EICRB	ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40	89
\$39 (\$59)	EIMSK	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0	90
\$38 (\$58)	EIFR	INTF7	INTF6	INTF5	INTF4	INTF3	INTF	INTF1	INTF0	90
\$37 (\$57)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	107, 136, 155
\$36 (\$56)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	107, 138, 155
\$35 (\$55)	MCUCR	SRE	SRW10	SE	SM1	SM0	SM2	IVSEL	IVCE	34, 50, 63
\$34 (\$54)	MCUCSR	JTD	-	-	JTRF	WDRF	BORF	EXTRF	PORF	56, 243
\$33 (\$53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	104
\$32 (\$52)	TCNT0				Timer/Co	unter0 (8 Bit)				106
\$31 (\$51)	OCR0			Ti		tput Compare Re	aister			106
\$30 (\$50)	ASSR	_	-	-	-	AS0	TCN0UB	OCR0UB	TCR0UB	106
\$2F (\$4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	130
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	_	WGM13	WGM12	CS12	CS11	CS10	132
\$2D (\$4D)	TCNT1H		10201			unter Register Hig		0011	0010	134
\$2C (\$4C)	TCNT1L					unter Register Lo				134
\$2B (\$4B)	OCR1AH					Compare Register	,			135
\$2A (\$4A)	OCR1AL					Compare Register	• •			135
\$29 (\$49)	OCR1BH					Compare Register				135
\$28 (\$48)	OCR1BL					Compare Register	* /			135
\$27 (\$47)	ICR1H					Capture Register				136
\$26 (\$46)	ICR1L					Capture Register	* .			136
\$25 (\$45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	152
\$24 (\$44)	TCNT2	1002	WGINIZO	0010121		unter2 (8 Bit)	0022	0021	0020	155
\$23 (\$43)	OCR2			Tir		tput Compare Re	nistor			155
\$22 (\$42)	OCDR	IDRD/OCDR7	OCDR6	OCDR5	OCDR4	OCDR3	OCDR2	OCDR1	OCDR0	260
\$21 (\$41)	WDTCR	-	-	OCDING	WDCE	WDE	WDP2	WDP1	WDP0	57
\$20 (\$40)	SFIOR	TSM		_	-	ACME	PUD	PSR0	PSR321	84, 108, 141, 218
\$20 (\$40) \$1F (\$3F)	EEARH	-		_	_			ess Register High		31
\$1E (\$3E)	EEARL	_	_			I is Register Low B		ess rregister riigi		31
\$1D (\$3D)	EEDR					Data Register	yic			31
\$1C (\$3C)	EECR	_	_	_	_	EERIE	EEMWE	EEWE	EERE	31
\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	84
\$1A (\$3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	84
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	84
\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5			1 11 11 12		PORTB0	
\$17 (\$37)	DDRB	I OKIDI				I PORTR3	PORTR2			
\$16 (\$36)	DDIAD				PORTB4	PORTB3	PORTB2	PORTB1		85
<u><u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u></u></u>	PINR	DDB7 PINB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	85 85
	PINB	PINB7	DDB6 PINB6	DDB5 PINB5	DDB4 PINB4	DDB3 PINB3	DDB2 PINB2	DDB1 PINB1	DDB0 PINB0	85 85 85
\$15 (\$35)	PORTC	PINB7 PORTC7	DDB6 PINB6 PORTC6	DDB5 PINB5 PORTC5	DDB4 PINB4 PORTC4	DDB3 PINB3 PORTC3	DDB2 PINB2 PORTC2	DDB1 PINB1 PORTC1	DDB0 PINB0 PORTC0	85 85 85 85 85
\$15 (\$35) \$14 (\$34)	PORTC DDRC	PINB7 PORTC7 DDC7	DDB6 PINB6 PORTC6 DDC6	DDB5 PINB5 PORTC5 DDC5	DDB4 PINB4 PORTC4 DDC4	DDB3 PINB3 PORTC3 DDC3	DDB2 PINB2 PORTC2 DDC2	DDB1 PINB1 PORTC1 DDC1	DDB0 PINB0 PORTC0 DDC0	85 85 85 85 85 85
\$15 (\$35) \$14 (\$34) \$13 (\$33)	PORTC DDRC PINC	PINB7 PORTC7 DDC7 PINC7	DDB6 PINB6 PORTC6 DDC6 PINC6	DDB5 PINB5 PORTC5 DDC5 PINC5	DDB4 PINB4 PORTC4 DDC4 PINC4	DDB3 PINB3 PORTC3 DDC3 PINC3	DDB2 PINB2 PORTC2 DDC2 PINC2	DDB1 PINB1 PORTC1 DDC1 PINC1	DDB0 PINB0 PORTC0 DDC0 PINC0	85 85 85 85 85 85 85
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32)	PORTC DDRC PINC PORTD	PINB7 PORTC7 DDC7 PINC7 PORTD7	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0	85 85 85 85 85 85 85 85
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31)	PORTC DDRC PINC PORTD DDRD	PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0	85 85 85 85 85 85 85 85 86
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30)	PORTC DDRC PINC PORTD DDRD PIND	PINB7 PORTC7 DDC7 PINC7 PORTD7	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0	85 85 85 85 85 85 85 85 86 86
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F)	PORTC DDRC PINC PORTD DDRD PIND SPDR	PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0	85 85 85 85 85 85 85 86 86 86 166
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR	PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 -	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da _	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register -	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 -	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 -	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 SPI2X	85 85 85 85 85 85 85 86 86 86 166 165
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D)	PORTC DDRC PINC DDRD DDRD PIND SPDR SPSR SPCR	PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da  MSTR	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register - CPOL	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0	85 85 85 85 85 85 85 86 86 166 165 164
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0	PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da SPI Da USART0 I/C	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL Data Register	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 SPI2X SPR0	85 85 85 85 85 85 85 86 86 166 165 164 184
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B)	PORTC DDRC PINC DDRD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A	PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE RXC0	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE0	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da SPI Da USART0 I/C FE0	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL Data Register DOR0	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 SPI2X SPR0 MPCM0	85           85           85           85           85           85           86           166           165           164           184
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0B	PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da SPI Da SPI Da SPI Da SPI Da SPI Da	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL Data Register DOR0 TXEN0	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 SPI2X SPR0	85           85           85           85           85           85           86           166           165           164           184           184           185
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0B UBRR0L	PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE RXC0 RXC1E0	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXC1E0	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE0 UDRE0	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da SPI Da SPI Da SPI Da SPI Da SPI Da SPI Da SPI Da SPI Da	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL Data Register DOR0 TXEN0 Rate Register Lo	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 SPI2X SPR0 MPCM0 TXB80	85           85           85           85           85           86           166           165           184           184           185           188
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$0F (\$2F) \$0D (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0B UBRR0L ACSR	PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE RXC0 RXC1E0 ACD	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXC1E0 ACBG	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE0 UDRE0 UDRIE0 ACO	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register - CPOL Data Register DOR0 TXEN0 Rate Register Lo ACIE	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02 W ACIC	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 MPCM0 TXB80 ACIS0	85           85           85           85           85           86           166           165           184           185           188           218
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$0F (\$2F) \$0D (\$2F) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$08 (\$28)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0A UCSR0B UBRR0L ACSR ADMUX	PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIF SPIF RXC0 RXCIE0 ACD REFS1	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXC1E0 ACBG REFS0	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE0 UDRE0 UDRIE0 ACO ADLAR	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da - MSTR USART0 I/C FE0 RXEN0 USART0 Baud ACI MUX4	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL D Data Register DOR0 TXEN0 Rate Register L0 ACIE MUX3	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 PIND2 - CPHA UPE0 UCSZ02 W ACIC MUX2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1 MUX1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 MPCM0 TXB80 ACIS0 MUX0	85           85           85           85           85           85           86           166           165           164           184           184           185           188           218           232
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0D (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27) \$06 (\$26)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0A UCSR0B UBRR0L ACSR ADMUX ADCSRA	PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE RXC0 RXC1E0 ACD	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXC1E0 ACBG	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE0 UDRE0 UDRIE0 ACO	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da - MSTR USART0 I/C FE0 RXEN0 USART0 Baud ACI MUX4 ADIF	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL DData Register DOR0 TXEN0 Rate Register Lo ACIE MUX3 ADIE	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02 W ACIC	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 MPCM0 TXB80 ACIS0	85           85           85           85           85           85           86           166           165           164           184           184           184           218           232           234
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27) \$06 (\$26) \$05 (\$25)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0A UCSR0B UBRR0L ACSR ADMUX ADCSRA ADCH	PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIF SPIF RXC0 RXCIE0 ACD REFS1	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXC1E0 ACBG REFS0	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE0 UDRE0 UDRIE0 ACO ADLAR	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 PIND4 SPI Da SPI Da C FE0 RXEN0 USART0 H/C FE0 RXEN0 USART0 Baud ACI MUX4 ADIF ADC Data Re	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL DData Register Lo DOR0 TXEN0 Rate Register Lo ACIE MUX3 ADIE egister High Byte	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 PIND2 - CPHA UPE0 UCSZ02 W ACIC MUX2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1 MUX1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 MPCM0 TXB80 ACIS0 MUX0	85           85           85           85           85           85           86           166           165           164           184           185           188           218           232           234           235
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0D (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27) \$06 (\$26) \$05 (\$25) \$04 (\$24)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0A UCSR0B UBRR0L ACSR ADMUX ADCSRA ADCH ADCL	PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIF SPIE RXC0 RXC1E0 ACD REFS1 ADEN	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXC1E0 TXC1E0 ACBG REFS0 ADSC	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE0 UDRE0 UDRE0 UDRIE0 ACO ADLAR ADFR	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 PIND4 SPI Da - MSTR USART0 I// FE0 RXEN0 USART0 Baud ACI MUX4 ADIF ADC Data Re ADC Data Re	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL Data Register DOR0 TXEN0 Rate Register Loo ACIE MUX3 ADIE egister High Byte egister Low byte	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02 W ACIC MUX2 ADPS2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1 MUX1 ADPS1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 SPR0 TXB80 ACIS0 MUX0 ADPS0	85           85           85           85           85           85           86           166           165           164           184           184           184           232           234           235
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0D (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27) \$06 (\$26) \$05 (\$25) \$04 (\$24) \$03 (\$23)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0A UCSR0B UBRR0L ACSR ADMUX ADCSRA ADCH ADCL PORTE	PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE RXC0 RXC1E0 RXC1E0 ACD REFS1 ADEN PORTE7	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXC1E0 TXC1E0 ACBG REFS0 ADSC	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE0 UDRE0 UDRE0 UDRIE0 ACO ADLAR ADFR	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da - MSTR USART0 I/0 FE0 RXEN0 USART0 Baud ACI MUX4 ADIF ADC Data Re ADC Data Re PORTE4	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL Data Register DOR0 TXEN0 Rate Register Loo ACIE MUX3 ADIE egister High Byte egister Low byte PORTE3	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02 W ACIC MUX2 ADPS2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1 MUX1 ADPS1 PORTE1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 SPR0 TXB80 ACIS0 MUX0 ADPS0 PORTE0	85           85           85           85           85           85           86           166           165           184           184           184           232           234           235           86
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0D (\$2D) \$0C (\$2C) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27) \$06 (\$26) \$05 (\$25) \$04 (\$24) \$03 (\$23) \$02 (\$22)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0A UCSR0A UCSR0B UBRR0L ACSR ADMUX ADCSRA ADCH ADCL PORTE DDRE	PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE RXC0 RXC1E0 RXC1E0 ACD REFS1 ADEN PORTE7 DDE7	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXC1E0 TXC1E0 ACBG REFS0 ADSC PORTE6 DDE6	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE0 UDRE0 UDRE0 UDRE0 UDRE0 UDRE0 UDRE0 UDRE0 UDRE0 UDRE0 UDRE0 UDRE0 UDRE0 UDRE0 UDRE0	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da - MSTR USART0 I/0 FE0 RXEN0 USART0 Baud ACI MUX4 ADIF ADC Data Re ADC Data Re PORTE4 DDE4	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL Data Register DOR0 TXEN0 Rate Register Loo ACIE MUX3 ADIE egister High Byte egister Low byte PORTE3 DDE3	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02 W ACIC MUX2 ADPS2 PORTE2 DDE2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1 MUX1 ADPS1 PORTE1 DDE1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 SPR0 TXB80 ACIS0 MUX0 ADPS0 PORTE0 DDE0	85           85           85           85           85           85           86           166           165           184           184           184           232           234           235           86           86
\$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27) \$06 (\$26) \$05 (\$25) \$04 (\$24) \$03 (\$23)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0A UCSR0B UBRR0L ACSR ADMUX ADCSRA ADCH ADCL PORTE	PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE RXC0 RXC1E0 RXC1E0 ACD REFS1 ADEN PORTE7	DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXC1E0 TXC1E0 ACBG REFS0 ADSC	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE0 UDRE0 UDRE0 UDRIE0 ACO ADLAR ADFR	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da - MSTR USART0 I/0 FE0 RXEN0 USART0 Baud ACI MUX4 ADIF ADC Data Re ADC Data Re PORTE4	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL Data Register DOR0 TXEN0 Rate Register Loo ACIE MUX3 ADIE egister High Byte egister Low byte PORTE3	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02 W ACIC MUX2 ADPS2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1 MUX1 ADPS1 PORTE1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 SPR0 TXB80 ACIS0 MUX0 ADPS0 PORTE0	85           85           85           85           85           85           86           166           165           184           184           184           232           234           235           86



- Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
  - 2. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

# 7. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AN	ND LOGIC INSTRUCT	IONS	· · · · · · · · · · · · · · · · · · ·		-
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	RdI,K	Add Immediate to Word	Rdh:RdI ← Rdh:RdI + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd v Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← \$FF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow Kd \oplus Rd$ $Rd \leftarrow FF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$Ru \leftarrow \$FF$ R1:R0 ← Rd x Rr	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
				Z,C	-
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	Ζ,Ο	2
BRANCH INSTRU		Deleting lung		Nama	
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)		None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)		None	3
CALL	k	Direct Subroutine Call		None	4
RET		Subroutine Return		None	4
RETI		Interrupt Return	PC ← STACK		4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC $\leftarrow$ PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then $PC \leftarrow PC+k + 1$	None	1 / 2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then $PC \leftarrow PC+k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC $\leftarrow$ PC + k + 1	None	1 / 2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC $\leftarrow$ PC + k + 1	None	1 / 2
BRCS	k	Branch if Carry Set	if (C = 1) then PC $\leftarrow$ PC + k + 1	None	1 / 2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC $\leftarrow$ PC + k + 1	None	1 / 2
BRLO	k	Branch if Lower	if (C = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N $\oplus$ V= 0) then PC $\leftarrow$ PC + k + 1	None	1/2
	k	Branch if Less Than Zero, Signed	if (N $\oplus$ V= 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRLT	1	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHS	k				1/2
	k k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
BRHS BRHC	k	`````````````````````````````````	if (H = 0) then PC $\leftarrow$ PC + k + 1 if (T = 1) then PC $\leftarrow$ PC + k + 1		
BRHS BRHC BRTS	k k	Branch if T Flag Set	if (T = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRHS BRHC	k	`````````````````````````````````			

# 7. Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
DATA TRANSFER				-	
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr,  Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$ , (Z) $\leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
ELPM		Extended Load Program Memory	$R0 \leftarrow (RAMPZ:Z)$	None	3
ELPM	Rd, Z	Extended Load Program Memory	$Rd \leftarrow (RAMPZ:Z)$	None	3
ELPM	Rd, Z+	Extended Load Program Memory and Post-Inc	$Rd \leftarrow (RAMPZ:Z), RAMPZ:Z \leftarrow RAMPZ:Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
BIT AND BIT-TES	T INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=0.6$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(3:0)←Rd(7:4),Rd(7:4)←Rd(3:0)	None	1
BSET	s	Flag Set	SREG(s) $\leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	SREG(s) ← 0	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC	, .	Set Carry	$C \leftarrow 1$	C	1
CLC	1	Clear Carry	C ← 0	C	1
SEN	1	Set Negative Flag	N ← 1	N	1
CLN	-	Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ~ 1	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 1$ $Z \leftarrow 0$	Z	1
	+			<u> </u>	
SEI		Global Interrupt Enable			1
CLI		Global Interrupt Disable			1
SES		Set Signed Test Flag	<u>S ← 1</u>	S	1
CLS		Clear Signed Test Flag	<u>S</u> ← 0	S	1
Mnemonics	Operands	Description	Operation	Flags	#Clock



# 7. Instruction Set Summary (Continued)

CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	$T \leftarrow 0$	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
MCU CONTROL INS	STRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

# 8. Ordering Information

# 8.1 ATmega128A

Speed (MHz)	Power Supply	Ordering Code <sup>(2)</sup>	Package <sup>(1)</sup>	<b>Operation Range</b>
16	2.7V - 5.5V	ATmega128A-AU ATmega128A-AUR <sup>(3)</sup> ATmega128A-MU ATmega128A-MUR <sup>(3)</sup>	64A 64A 64M1 64M1	Industrial (-40°C to 85°C)

Notes: 1. The device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.


2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.


3. Tape & Reel

Package Type					
64A	64-lead, 14 × 14 × 1.0 mm, Thin Profile Plastic Quad Flat Package (TQFP)				
64M1	64-pad, 9 × 9 × 1.0 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)				

# 9. Packaging Information

# 9.1 64A





# 10. Errata

The revision letter in this section refers to the revision of the ATmega128A device.

# 10.1 ATmega128A Rev. U

- First Analog Comparator conversion may be delayed
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- Stabilizing time needed when changing XDIV Register
- Stabilizing time needed when changing OSCCAL Register
- IDCODE masks data from TDI input
- Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

#### 1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising  $V_{CC}$ , the first Analog Comparator conversion will take longer than expected on some devices.

#### **Problem Fix/Workaround**

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

#### 2. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

#### **Problem Fix/Workaround**

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

#### 3. Stabilizing time needed when changing XDIV Register

After increasing the source clock frequency more than 2% with settings in the XDIV register, the device may execute some of the subsequent instructions incorrectly.

#### Problem Fix / Workaround

The NOP instruction will always be executed correctly also right after a frequency change. Thus, the next 8 instructions after the change should be NOP instructions. To ensure this, follow this procedure:

- 1.Clear the I bit in the SREG Register.
- 2.Set the new pre-scaling factor in XDIV register.
- 3. Execute 8 NOP instructions
- 4.Set the I bit in SREG

This will ensure that all subsequent instructions will execute correctly.

#### Assembly Code Example:

CLI			;	clea	ar	globa	1	inte	errupt	enable
OUT	XDIV,	temp	;	set	ne	w pre	sc	cale	value	
NOP			;	no	ope	ratio	n			
NOP			;	no	ope	ratio	n			
NOP			;	no	ope	ratio	n			
NOP			;	no	ope	ratio	n			
NOP			;	no	ope	ratio	n			
NOP			;	no	ope	ratio	n			
NOP			;	no	ope	ratio	n			

NOP	;	no o			
SEI	;	set	global	interrupt	enable

#### 4. Stabilizing time needed when changing OSCCAL Register

After increasing the source clock frequency more than 2% with settings in the OSCCAL register, the device may execute some of the subsequent instructions incorrectly.

#### Problem Fix / Workaround

The behavior follows errata number 3., and the same Fix / Workaround is applicable on this errata.

#### 5. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by allones during Update-DR.

#### Problem Fix / Workaround

- If ATmega128A is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega128A by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega128A while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega128A must be the fist device in the chain.

#### 6. Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

#### **Problem Fix / Workaround**

Always use OUT or SBI to set EERE in EECR.

# 11. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

# 11.1 Rev. 81511 – 08/2014

- 1. Updated with new template from 2014\_050
- 2. Added values for 2.7V BOD levels in Table 27-3 on page 306.

# 11.2 Rev. 8151H - 02/11

- 1. Editing update according to the Atmel new style guide. No more space between the numbers and their units.
- 2. Updated the last page.

# 11.3 Rev. 8151G - 07/10

1. Updated the table note of Table 27-3 on page 306. The test is performed using BODLEVEL=0 and BODLEVEL=1

# 11.4 Rev. 8151F - 06/10

- 1. Inserted cross reference in "Minimizing Power Consumption" on page 48
- 2. Updated Technical Terminology according to Atmel standard
- 3. Note 6 and Note 7 below "Two-wire Serial Bus Requirements" on page 307 have been removed
- 4. The text in "Bit 6 TXCIEn: TX Complete Interrupt Enable" on page 185 has been corrected by adding an "n"

# 11.5 Rev. 8151E - 02/10

- 1. Updated "Receiving Frames with 9 Data Bits" on page 177. The C code updated.
- 2. Updated "Packaging Information" on page 17.
- 3. Updated "Performing Page Erase by SPM" on page 267.

## 11.6 Rev. 8151D - 07/09

- 1. Updated "Errata" on page 19.
- 2. Updated the last page with Atmel's new addresses.

## 11.7 Rev. 8151C - 05/09

1. Updated "Errata" on page 19. ATmega128A Rev. U.

## 11.8 Rev. 8151B - 03/09

- 1. Updated view of "Typical Characteristics" on page 320.
- 2. Editorial updates.

# 11.9 Rev. 8151A - 08/08

- Initial revision. (Based on the ATmega128/L datasheet 2467R-AVR-06/08)
   Changes done compared to the ATmega128/L datasheet 2467R-AVR-06/08:
  - Updated "Stack Pointer" on page 14 description.
  - "Power Management and Sleep Modes" on page 46 is reorganized.
  - All Electrical characteristics is moved to "Electrical Characteristics" on page 303.
  - Output Low Voltage ( $V_{OL}$ ) and Reset Pull-up Resistor ( $R_{RST}$ ) limits updated in "DC Characteristics" on page 303.
  - Register descriptions are moved to sub sections at the end of each chapter.
  - New graphics in "Typical Characteristics" on page 320.
  - New "Ordering Information" on page 16.

# Atmel Enabling Unlimited Possibilities®



Т

Atmel Corporation 1600 Tec

1600 Technology Drive, San Jose, CA 95110 USA T: (+1

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2014 Atmel Corporation. / Rev.: Atmel-8151IS-AVR-8-bit-AVR-ATmega128A-Datasheet Summary\_08/2014.

Atmel<sup>®</sup>, Atmel logo and combinations thereof, Enabling Unlimited Possibilities<sup>®</sup>, AVR<sup>®</sup> and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.